{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:33Z","timestamp":1763468013249,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854314","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"319-330","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":100,"title":["Handling the problems and opportunities posed by multiple on-chip memory controllers"],"prefix":"10.1145","author":[{"given":"Manu","family":"Awasthi","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"David W.","family":"Nellans","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Kshitij","family":"Sudan","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Al","family":"Davis","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"}}Perfmon2 Project Homepage. http:\/\/perfmon2.sourceforge.net\/.  }}Perfmon2 Project Homepage. http:\/\/perfmon2.sourceforge.net\/."},{"key":"e_1_3_2_1_2_1","unstructured":"}}Performance of the AMD Opteron LS21 for IBM BladeCenter. ftp:\/\/ftp.software.ibm.com\/eserver\/benchmarks\/wp_ls21_081506.pdf  }}Performance of the AMD Opteron LS21 for IBM BladeCenter. ftp:\/\/ftp.software.ibm.com\/eserver\/benchmarks\/wp_ls21_081506.pdf"},{"key":"e_1_3_2_1_3_1","unstructured":"}}Intel 845G\/845GL\/845GV Chipset Datasheet: Intel 82845G\/82845GL\/82845GV Graphics and Memory Controller Hub (GMCH). http:\/\/download.intel.com\/design\/chipsets\/datashts\/29074602.pdf 2002  }}Intel 845G\/845GL\/845GV Chipset Datasheet: Intel 82845G\/82845GL\/82845GV Graphics and Memory Controller Hub (GMCH). http:\/\/download.intel.com\/design\/chipsets\/datashts\/29074602.pdf 2002"},{"key":"e_1_3_2_1_4_1","volume-title":"http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/2Gb_DDR3_SDRAM.pdf","author":"DRAM","year":"2006","unstructured":"}}Micron DDR3 S DRAM Part MT41J512M4. http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/2Gb_DDR3_SDRAM.pdf , 2006 }}Micron DDR3 SDRAM Part MT41J512M4. http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/2Gb_DDR3_SDRAM.pdf, 2006"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"e_1_3_2_1_7_1","volume-title":"Department of Computer Science","author":"Benia C.","year":"2008","unstructured":"}} C. Benia The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report , Department of Computer Science , Princeton University , 2008 . }}C. Benia et al. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report, Department of Computer Science, Princeton University, 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195527"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195485"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_3_2_1_11_1","volume-title":"PageNUCA: Selected Policies For Page-Grain Locality Management In Large Shared Chip-Multiprocessor Caches. In Proceedings of HPCA","author":"Chaudhuri M.","year":"2009","unstructured":"}} M. Chaudhuri . PageNUCA: Selected Policies For Page-Grain Locality Management In Large Shared Chip-Multiprocessor Caches. In Proceedings of HPCA , 2009 . }}M. Chaudhuri. PageNUCA: Selected Policies For Page-Grain Locality Management In Large Shared Chip-Multiprocessor Caches. In Proceedings of HPCA, 2009."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:IJPP.0000035815.13969.ec"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379252"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300998"},{"key":"e_1_3_2_1_17_1","volume-title":"Report from Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)","author":"Dally W.","year":"2006","unstructured":"}} W. Dally . Report from Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN) , 2006 . http:\/\/www.ece.ucdavis.edu\/~ocin06\/. }}W. Dally. Report from Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN), 2006. http:\/\/www.ece.ucdavis.edu\/~ocin06\/."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of ISPASS","author":"Ding X.","year":"2006","unstructured":"}} X. Ding , D. S. Nikopoulosi , S. Jiang , and X. Zhang . MESA: Reducing Cache Conflicts by Integrating Static and Run-Time Methods . In Proceedings of ISPASS , 2006 . }}X. Ding, D. S. Nikopoulosi, S. Jiang, and X. Zhang.MESA: Reducing Cache Conflicts by Integrating Static and Run-Time Methods. In Proceedings of ISPASS, 2006."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_23_1","volume-title":"International Technology Roadmap for Semiconductors","author":"ITRS.","year":"2007","unstructured":"}} ITRS. International Technology Roadmap for Semiconductors , 2007 Edition . }}ITRS. International Technology Roadmap for Semiconductors, 2007 Edition."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of HPCA","author":"Kim Y.","year":"2010","unstructured":"}} Y. Kim , D. Han , O. Mutlu , and M. Harchol-Balter . ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers . In Proceedings of HPCA , 2010 . }}Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers. In Proceedings of HPCA, 2010."},{"key":"e_1_3_2_1_27_1","volume-title":"Experimental Comparison of Memory Management Policies for NUMA Multiprocessors. Technical report","author":"LaRowe R.","year":"1990","unstructured":"}} R. LaRowe and C. Ellis . Experimental Comparison of Memory Management Policies for NUMA Multiprocessors. Technical report , 1990 . }}R. LaRowe and C. Ellis. Experimental Comparison of Memory Management Policies for NUMA Multiprocessors. Technical report, 1990."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(91)90117-R"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/109625.109639"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of HPCA","author":"Lin J.","year":"2008","unstructured":"}} J. Lin , Q. Lu , X. Ding , Z. Zhang , X. Zhang , and P. Sadayappan . Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems . In Proceedings of HPCA , 2008 . }}J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems. In Proceedings of HPCA, 2008."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966495"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_36_1","volume-title":"Micron DDR2 SDRAM Part MT47H128M8HQ-25","author":"}}Micron Technology Inc.","year":"2007","unstructured":"}}Micron Technology Inc. Micron DDR2 SDRAM Part MT47H128M8HQ-25 , 2007 . }}Micron Technology Inc. Micron DDR2 SDRAM Part MT47H128M8HQ-25, 2007."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966494"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"e_1_3_2_1_42_1","volume-title":"Qureshi. Adaptive Spill-Receive for Robust High-Performance Caching in CMPs. In Proceedings of HPCA","author":"M.","year":"2009","unstructured":"}} M. K. Qureshi. Adaptive Spill-Receive for Robust High-Performance Caching in CMPs. In Proceedings of HPCA , 2009 . }}M. K. Qureshi. Adaptive Spill-Receive for Robust High-Performance Caching in CMPs. In Proceedings of HPCA, 2009."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_45_1","unstructured":"}}V. Romanchenko. Quad-Core Opteron: Architecture and Roadmaps. http:\/\/www.digital-daily.com\/cpu\/quad core opteron.  }}V. Romanchenko. Quad-Core Opteron: Architecture and Roadmaps. http:\/\/www.digital-daily.com\/cpu\/quad core opteron."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.8"},{"key":"e_1_3_2_1_49_1","unstructured":"}}R. Swinburne. Intel Core i7 - Nehalem Architecture Dive. http:\/\/www.bit-tech.net\/hardware\/2008\/11\/03\/intel-core-i7-nehalem-architecture-dive\/.  }}R. Swinburne. Intel Core i7 - Nehalem Architecture Dive. http:\/\/www.bit-tech.net\/hardware\/2008\/11\/03\/intel-core-i7-nehalem-architecture-dive\/."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237205"},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of IASTED International Conference on Parallel and Distributed Computing and Systems","author":"Wallin D.","year":"2005","unstructured":"}} D. Wallin , H. Zeffer , M. Karlsson , and E. Hagersten . VASA: A Simulator Infrastructure with Adjustable Fidelity . In Proceedings of IASTED International Conference on Parallel and Distributed Computing and Systems , 2005 . }}D. Wallin, H. Zeffer, M. Karlsson, and E. Hagersten. VASA: A Simulator Infrastructure with Adjustable Fidelity. In Proceedings of IASTED International Conference on Parallel and Distributed Computing and Systems, 2005."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.51"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.2"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452060"}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Vienna Austria","acronym":"PACT '10"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854314","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854314"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":60,"alternative-id":["10.1145\/1854273.1854314","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854314","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}