{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:47:26Z","timestamp":1764841646678,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854322","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"389-400","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":64,"title":["The Paralax infrastructure"],"prefix":"10.1145","author":[{"given":"Hans","family":"Vandierendonck","sequence":"first","affiliation":[{"name":"Ghent University, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sean","family":"Rul","sequence":"additional","affiliation":[{"name":"Ghent University, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"De Bosschere","sequence":"additional","affiliation":[{"name":"Ghent University, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Inc.","author":"Adams J. C.","year":"1992","unstructured":"}} J. C. Adams , W. S. Brainerd , J. T. Martin , B. T. Smith , and J. L. Wagener . Fortran 90 handbook: complete ANSI\/ISO reference. Intertext Publications, Inc.,\/McGraw-Hill , Inc. , New York, NY, USA , 1992 . }}J. C. Adams,W. S. Brainerd, J. T.Martin, B. T. Smith, and J. L. Wagener. Fortran 90 handbook: complete ANSI\/ISO reference. Intertext Publications, Inc.,\/McGraw-Hill, Inc., New York, NY, USA, 1992."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/29873.29875"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1016\/S0167-8191(96)00097-X"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/MICRO.2007.35"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/13310.13328"},{"key":"e_1_3_2_1_6_1","volume-title":"Programming with POSIX threads","author":"Butenhof D. R.","year":"1997","unstructured":"}} D. R. Butenhof . Programming with POSIX threads . Addison-Wesley Longman Publishing Co., Inc. , Boston, MA, USA , 1997 . }}D. R. Butenhof. Programming with POSIX threads. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 1997."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/ISCA.2006.13"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/859618.859668"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.5555\/647473.760381"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1250734.1250760"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/CISIS.2008.52"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/24039.24041"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.5555\/647169.718147"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/277650.277725"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/605397.605428"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.5555\/1267936.1267940"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/291069.291020"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/782814.782825"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/1278480.1278669"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/109025.109086"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1093\/ietisy\/e89-d.2.399"},{"key":"e_1_3_2_1_22_1","volume-title":"Optimizing compilers for modern architectures: a dependence-based approach","author":"Kennedy K.","year":"2002","unstructured":"}} K. Kennedy and J. R. Allen . Optimizing compilers for modern architectures: a dependence-based approach . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2002 . }}K. Kennedy and J. R. Allen. Optimizing compilers for modern architectures: a dependence-based approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/71.86108"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/268946.268956"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/1250734.1250759"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/1250734.1250759"},{"key":"e_1_3_2_1_27_1","first-page":"23","volume-title":"CASCON '96: Proceedings of the 1996 conference of the Centre for Advanced Studies on Collaborative research","author":"Lapkowski C.","unstructured":"}} C. Lapkowski and L. Hendren . Extended ssa numbering: Introducing ssa properties to langauges with multi-level pointers . In CASCON '96: Proceedings of the 1996 conference of the Centre for Advanced Studies on Collaborative research , page 23 . IBM Press, 1996. }}C. Lapkowski and L. Hendren. Extended ssa numbering: Introducing ssa properties to langauges with multi-level pointers. In CASCON '96: Proceedings of the 1996 conference of the Centre for Advanced Studies on Collaborative research, page 23. IBM Press, 1996."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1145\/1250734.1250766"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1145\/1152154.1152166"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1145\/263699.263719"},{"unstructured":"}}A message passing interface standard version 2.2. http:\/\/www.mpi-forum.org\/docs\/mpi-2.2\/mpi22-report.pdf Sept. 2009.  }}A message passing interface standard version 2.2. http:\/\/www.mpi-forum.org\/docs\/mpi-2.2\/mpi22-report.pdf Sept. 2009.","key":"e_1_3_2_1_31_1"},{"unstructured":"}}D. Novillo. Memory SSA - a unified approach for sparsely representing memory operations. http:\/\/www.airs.com\/dnovillo\/Papers\/mem-ssa.pdf.  }}D. Novillo. Memory SSA - a unified approach for sparsely representing memory operations. http:\/\/www.airs.com\/dnovillo\/Papers\/mem-ssa.pdf.","key":"e_1_3_2_1_32_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.1109\/MICRO.2005.13"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.5555\/645670.665373"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1145\/1356058.1356074"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1145\/224538.224553"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_37_1","DOI":"10.5555\/648048.745869"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_38_1","DOI":"10.1145\/1345206.1345256"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_39_1","DOI":"10.1145\/1274971.1275008"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_40_1","DOI":"10.1145\/1229428.1229483"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_41_1","DOI":"10.1109\/MICRO.2007.7"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_42_1","DOI":"10.1109\/MICRO.2008.4771802"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_43_1","DOI":"10.1145\/1542476.1542496"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_44_1","DOI":"10.5555\/645671.665384"},{"key":"e_1_3_2_1_45_1","first-page":"8","volume-title":"Workshop on Parallel Execution of Sequential Programs on Multicore Architectures","author":"Vandierendonck H.","year":"2009","unstructured":"}} H. Vandierendonck , S. Rul , and K. De Bosschere . Factoring out ordered sections to expose thread-level parallelism . In Workshop on Parallel Execution of Sequential Programs on Multicore Architectures , page 8 , June 2009 . }}H. Vandierendonck, S. Rul, and K. De Bosschere. Factoring out ordered sections to expose thread-level parallelism. In Workshop on Parallel Execution of Sequential Programs on Multicore Architectures, page 8, June 2009."}],"event":{"sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"acronym":"PACT '10","name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","location":"Vienna Austria"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854322","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854322"}},"subtitle":["automatic parallelization with a helping hand"],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":45,"alternative-id":["10.1145\/1854273.1854322","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854322","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}