{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:33Z","timestamp":1763468013248,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854329","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"453-464","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Energy efficient speculative threads"],"prefix":"10.1145","author":[{"given":"Yangchun","family":"Luo","sequence":"first","affiliation":[{"name":"University of Minnesota Twin Cities, Minneapolis, MN, USA"}]},{"given":"Venkatesan","family":"Packirisamy","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation, Santa Clara, CA, USA"}]},{"given":"Wei-Chung","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}]},{"given":"Antonia","family":"Zhai","sequence":"additional","affiliation":[{"name":"University of Minnesota Twin Cities, Minneapolis, MN, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290988"},{"key":"e_1_3_2_1_2_1","volume-title":"The future is fusion","author":"AMD.","year":"2009","unstructured":"}} AMD. The future is fusion , 2009 . }}AMD. The future is fusion, 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168893"},{"key":"e_1_3_2_1_8_1","volume-title":"High-Performance Computer Architecture.","author":"CINTRA M.","year":"2002","unstructured":"}} CINTRA , M. , AND TORRELLAS , J. Learning cross-thread violations in speculative parallelization for multiprocessors . In High-Performance Computer Architecture. 2002 . }}CINTRA, M., AND TORRELLAS, J. Learning cross-thread violations in speculative parallelization for multiprocessors. In High-Performance Computer Architecture. 2002."},{"key":"e_1_3_2_1_9_1","volume-title":"Parallel Architectures and Compilation Techniques.","author":"DUBEY P.","year":"1995","unstructured":"}} DUBEY , P. , O'BRIEN , K. , O'BRIEN , K. , AND BARTON , C. Single-program speculative multithreading (SPSM) architecture: Compiler-assisted fine-grained multithreading . In Parallel Architectures and Compilation Techniques. June 1995 . }}DUBEY, P., O'BRIEN, K., O'BRIEN, K., AND BARTON, C. Single-program speculative multithreading (SPSM) architecture: Compiler-assisted fine-grained multithreading. In Parallel Architectures and Compilation Techniques. June 1995."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508260"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139703"},{"key":"e_1_3_2_1_12_1","volume-title":"Hot Chips 17 (August","author":"GSCHWIND M.","year":"2005","unstructured":"}} GSCHWIND , M. , HOFSTEE , P. , FLACHS , B. , HOPKINS , M. , AND Y. WATANABE , T. Y. A novel SIMD architecture for the Cell heterogeneous chip-multiprocessor . In Hot Chips 17 (August 2005 ). }}GSCHWIND, M., HOFSTEE, P., FLACHS, B., HOPKINS, M., AND Y. WATANABE, T. Y. A novel SIMD architecture for the Cell heterogeneous chip-multiprocessor. In Hot Chips 17 (August 2005)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/509058.509070"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956567"},{"key":"e_1_3_2_1_16_1","volume-title":"High-Performance Computer Architecture.","author":"ISCI C.","year":"2006","unstructured":"}} ISCI , C. , AND MARTONOSI , M. Phase characterization for power: evaluating control-flow-based and event-counter-based techniques . In High-Performance Computer Architecture. 2006 . }}ISCI, C., AND MARTONOSI, M. Phase characterization for power: evaluating control-flow-based and event-counter-based techniques. In High-Performance Computer Architecture. 2006."},{"key":"e_1_3_2_1_17_1","volume-title":"Intl. Symp. on Workload Characterization","author":"CHEN JOHN","year":"2008","unstructured":"}}J. CHEN , AND JOHN , L. Energy-aware application scheduling on a heterogeneous multi-core system . In Intl. Symp. on Workload Characterization ( 2008 ). }}J.CHEN, AND JOHN, L. Energy-aware application scheduling on a heterogeneous multi-core system. In Intl. Symp. on Workload Characterization (2008)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996851"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229474"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/319838.319854"},{"key":"e_1_3_2_1_21_1","volume-title":"Parallel Architectures and Compilation Techniques.","author":"KRISHNAN V.","year":"1999","unstructured":"}} KRISHNAN , V. , AND TORRELLAS , J. The need for fast communication in hardware-based speculative chip multiprocessors . In Parallel Architectures and Compilation Techniques. 1999 . }}KRISHNAN, V., AND TORRELLAS, J. The need for fast communication in hardware-based speculative chip multiprocessors. In Parallel Architectures and Compilation Techniques. 1999."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006707"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122997"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/263326.263382"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555812"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"e_1_3_2_1_30_1","volume-title":"High-Performance Computer Architecture.","author":"MARCUELLO P.","year":"2002","unstructured":"}} MARCUELLO , P. , AND GONZ\u00c1LEZ , A. Thread-spawning schemes for speculative multithreading . In High-Performance Computer Architecture. 2002 . }}MARCUELLO, P., AND GONZ\u00c1LEZ, A. Thread-spawning schemes for speculative multithreading. In High-Performance Computer Architecture. 2002."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.44"},{"key":"e_1_3_2_1_32_1","volume-title":"Open64 compiler and tools","author":"OPEN PERS","year":"2001","unstructured":"}} OPEN 64 DEVELO PERS . Open64 compiler and tools , 2001 . }}OPEN64 DEVELOPERS. Open64 compiler and tools, 2001."},{"key":"e_1_3_2_1_33_1","volume-title":"Parallel Architectures and Compilation Techniques.","author":"OPLINGER J.","year":"1999","unstructured":"}} OPLINGER , J. , HEINE , D. , AND LAM , M. S. In search of speculative thread-level parallelism . In Parallel Architectures and Compilation Techniques. October 1999 . }}OPLINGER, J., HEINE, D., AND LAM, M. S. In search of speculative thread-level parallelism. In Parallel Architectures and Compilation Techniques. October 1999."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751875"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/11945918_19"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898953.1899021"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088178"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2005.2"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290963"},{"key":"e_1_3_2_1_45_1","volume-title":"Intl. Symp. on Microarchitecture.","author":"WANG H.","year":"2002","unstructured":"}} WANG , H. , ZHU , X. , PEH , L.-S. , AND MALIK , S. Orion : a power-performance simulator for interconnection networks . In Intl. Symp. on Microarchitecture. 2002 . }}WANG, H., ZHU, X., PEH, L.-S., AND MALIK, S. Orion: a power-performance simulator for interconnection networks. In Intl. Symp. on Microarchitecture. 2002."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69330-7_20"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152176"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.43"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"},{"key":"e_1_3_2_1_50_1","volume-title":"High-Performance Computer Architecture.","author":"YANG S.-H.","year":"2002","unstructured":"}} YANG , S.-H. , POWELL , M. D. , FALSAFI , B. , AND VIJAYKUMAR , T. N. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay . In High-Performance Computer Architecture. 2002 . }}YANG, S.-H., POWELL, M. D., FALSAFI, B., AND VIJAYKUMAR, T. N. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. In High-Performance Computer Architecture. 2002."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605416"},{"key":"e_1_3_2_1_52_1","volume-title":"Code Generation and Optimization","author":"ZHAI A.","year":"2004","unstructured":"}} ZHAI , A. , COLOHAN , C. B. , STEFFAN , J. G. , AND MOWRY , T. C. Compiler optimization of memory-resident value communication between speculative threads . In Code Generation and Optimization . Palo Alto, California , Mar 2004 . }}ZHAI, A., COLOHAN, C. B., STEFFAN, J. G., AND MOWRY, T. C. Compiler optimization of memory-resident value communication between speculative threads. In Code Generation and Optimization. Palo Alto, California, Mar 2004."}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Vienna Austria","acronym":"PACT '10"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854329","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854329"}},"subtitle":["dynamic thread allocation in Same-ISA heterogeneous multicore systems"],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":51,"alternative-id":["10.1145\/1854273.1854329","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854329","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}