{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:33Z","timestamp":1750307433618,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854331","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"465-476","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["SWEL"],"prefix":"10.1145","author":[{"given":"Seth H.","family":"Pugsley","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Josef B.","family":"Spjut","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"David W.","family":"Nellans","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.5555\/762761.762762"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.5555\/645989.674321"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of HPCA-9","author":"Alameldeen A.","year":"2003","unstructured":"}} A. Alameldeen and D. Wood . Variability in Architectural Simulations of Multi-Threaded Workloads . In Proceedings of HPCA-9 , March 2003 . }}A. Alameldeen and D. Wood. Variability in Architectural Simulations of Multi-Threaded Workloads. In Proceedings of HPCA-9, March 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1177\/109434209100500306"},{"key":"e_1_3_2_1_5_1","volume-title":"Department of Computer Science","author":"Benia C.","year":"2008","unstructured":"}} C. Benia The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report , Department of Computer Science , Princeton University , 2008 . }}C. Benia et al. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical report, Department of Computer Science, Princeton University, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/1248377.1248398"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1375527.1375541"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/248209.237195"},{"key":"e_1_3_2_1_9_1","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler D. E.","year":"1999","unstructured":"}} D. E. Culler and J. P. Singh . Parallel Computer Architecture: A Hardware\/Software Approach . Morgan Kaufmann Publishers , 1999 . }}D. E. Culler and J. P. Singh. Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann Publishers, 1999."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/MICRO.2006.27"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/HPCA.2008.4658652"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/1555754.1555779"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/MM.2004.88"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1024393.1024406"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of CMP-MSI Workshop","author":"Jin L.","year":"2007","unstructured":"}} L. Jin and S. Cho . Better than the Two: Exceeding Private and Shared Caches via Two-Dimensional Page Coloring . In Proceedings of CMP-MSI Workshop , 2007 . }}L. Jin and S. Cho. Better than the Two: Exceeding Private and Shared Caches via Two-Dimensional Page Coloring. In Proceedings of CMP-MSI Workshop, 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/605397.605420"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/264107.264206"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/2.982916"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/859618.859640"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/MICRO.2007.30"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/74925.74971"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/223982.223990"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/HIPC.2009.5433215"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/1669112.1669166"}],"event":{"sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"acronym":"PACT '10","name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","location":"Vienna Austria"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854331","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854331"}},"subtitle":["hardware cache coherence protocols to map shared data onto shared caches"],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":24,"alternative-id":["10.1145\/1854273.1854331","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854331","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}