{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:30:33Z","timestamp":1750307433465,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,9,11]]},"DOI":"10.1145\/1854273.1854351","type":"proceedings-article","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T14:53:20Z","timestamp":1284476000000},"page":"559-560","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["DMATiler"],"prefix":"10.1145","author":[{"given":"Haibo","family":"Lin","sequence":"first","affiliation":[{"name":"IBM Research - China, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Liu","sequence":"additional","affiliation":[{"name":"IBM Research - China, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huoding","family":"Li","sequence":"additional","affiliation":[{"name":"IBM Systems & Technology Group, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Chen","sequence":"additional","affiliation":[{"name":"IBM Watson Research Center, Yorktown Heights, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lakshminarayanan","family":"Renganarayana","sequence":"additional","affiliation":[{"name":"IBM Watson Research Center, Yorktown Heights, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John Kevin","family":"O'Brien","sequence":"additional","affiliation":[{"name":"IBM Watson Research Center, Yorktown Heights, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ling","family":"Shao","sequence":"additional","affiliation":[{"name":"IBM Research - China, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"An analytical model for loop tiling and its solution,\" in ISPASS'00","author":"Sarkar V.","year":"2000","unstructured":"]] V. Sarkar and N. Megiddo , \" An analytical model for loop tiling and its solution,\" in ISPASS'00 , 2000 . ]]V. Sarkar and N. Megiddo, \"An analytical model for loop tiling and its solution,\" in ISPASS'00, 2000."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.97902"},{"key":"e_1_3_2_1_3_1","volume-title":"High Performance Compilers for Parallel Computing","author":"Wolfe M.","year":"1996","unstructured":"]] M. Wolfe , High Performance Compilers for Parallel Computing . Addison Wesley , 1996 . ]]M. Wolfe, High Performance Compilers for Parallel Computing. Addison Wesley, 1996."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542286"},{"volume-title":"Convex Optimization","author":"Boyd S.","key":"e_1_3_2_1_5_1","unstructured":"]] S. Boyd and L. Vandenberghe , Convex Optimization . Cambridge University Press . (Online version available at: http:\/\/www.stanford.edu\/~boyd\/cvxbook.html), 2004. ]]S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge University Press. (Online version available at: http:\/\/www.stanford.edu\/~boyd\/cvxbook.html), 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0059"}],"event":{"name":"PACT '10: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP working group 10.3 on concurrent systems","IEEE CS TCPP IEEE-CS technical committee on parallel processing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Vienna Austria","acronym":"PACT '10"},"container-title":["Proceedings of the 19th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854351","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1854273.1854351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:39:56Z","timestamp":1750246796000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1854273.1854351"}},"subtitle":["revisiting loop tiling for direct memory access"],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":6,"alternative-id":["10.1145\/1854273.1854351","10.1145\/1854273"],"URL":"https:\/\/doi.org\/10.1145\/1854273.1854351","relation":{},"subject":[],"published":{"date-parts":[[2010,9,11]]},"assertion":[{"value":"2010-09-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}