{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:56Z","timestamp":1759146956294,"version":"3.41.0"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2010,12]]},"abstract":"<jats:p>This article presents a novel configuration scrubbing core, used for internal detection and correction of radiation-induced configuration single and multiple bit errors, without requiring external scrubbing. The proposed technique combines the benefits of fast radiation-induced fault detection with fast restoration of the device functionality and small area and power overheads. Experimental results demonstrate that the novel approach significantly improves the availability in hostile radiation environments of FPGA-based designs. When implemented using a Xilinx XC2V1000 Virtex-II device, the presented technique detects and corrects single bit upsets and double, triple and quadruple multi bit upsets, occupying just 1488 slices and dissipating less than 30 mW at a 50MHz running frequency.<\/jats:p>","DOI":"10.1145\/1857927.1857935","type":"journal-article","created":{"date-parts":[[2010,12,20]],"date-time":"2010-12-20T15:55:04Z","timestamp":1292860504000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications"],"prefix":"10.1145","volume":"4","author":[{"given":"M.","family":"Lanuzza","sequence":"first","affiliation":[{"name":"University of Calabria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Zicari","sequence":"additional","affiliation":[{"name":"University of Calabria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Frustaci","sequence":"additional","affiliation":[{"name":"University of Calabria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Perri","sequence":"additional","affiliation":[{"name":"University of Calabria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Corsonello","sequence":"additional","affiliation":[{"name":"University of Calabria"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,12]]},"reference":[{"volume-title":"Proceedings of the Single Event Effects Symposium. http:\/\/www.trs-new.jpl.nasa.gov\/dspace\/bitstream!2014\/40350\/1\/07-1205","author":"Allen G.","key":"e_1_2_1_1_1"},{"volume-title":"Proceedings of the Military and Aerospace FPGA and Applications (MAFA) Meeting. http:\/\/nepp.nasa.gov\/mafa\/talks\/MAFA07_24_Allen.pdf.","author":"Allen G.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909795"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2001422"},{"key":"e_1_2_1_5_1","unstructured":"Bridgford B. Carmichael C. and Wei Tseng C. 2008. Single-event upset mitigation selection guide. Xilinx Application Note XAPP987. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp987.pdf. Bridgford B. Carmichael C. and Wei Tseng C. 2008. Single-event upset mitigation selection guide. Xilinx Application Note XAPP987. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp987.pdf."},{"key":"e_1_2_1_6_1","unstructured":"Carmichael C. 2006. Triple modular redundancy design techniques for Virtex FPGAs Xilinx. Xilinx Application Note XAPP 197. http:\/\/www.xilinx.com\/support!documentation\/application_notes\/xapp 197.pdf. Carmichael C. 2006. Triple modular redundancy design techniques for Virtex FPGAs Xilinx. Xilinx Application Note XAPP 197. http:\/\/www.xilinx.com\/support!documentation\/application_notes\/xapp 197.pdf."},{"key":"e_1_2_1_7_1","unstructured":"Carmichael C. and Tseng C. W. 2008. Correcting single-event upsets with a self-hosting configuration management core. Xilinx Application Note XAPP989. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp989.pdf. Carmichael C. and Tseng C. W. 2008. Correcting single-event upsets with a self-hosting configuration management core. Xilinx Application Note XAPP989. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp989.pdf."},{"key":"e_1_2_1_8_1","unstructured":"Carmichael C. and Tseng C. W. 2009. Correcting single-event upsets in Virtex-4 FPGA configuration memory. Xilinx Application Note XAPP988. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp988.pdf. Carmichael C. and Tseng C. W. 2009. Correcting single-event upsets in Virtex-4 FPGA configuration memory. Xilinx Application Note XAPP988. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp988.pdf."},{"key":"e_1_2_1_9_1","unstructured":"Carmichael C. Caffrey M. and Salazar A. 2000. Correcting single-event upsets through Virtex partial configuration. Xilinx Application Note XAPP216. http:\/\/www.xilinx.com!support\/documentation\/application_notes\/xapp216.pdf. Carmichael C. Caffrey M. and Salazar A. 2000. Correcting single-event upsets through Virtex partial configuration. Xilinx Application Note XAPP216. http:\/\/www.xilinx.com!support\/documentation\/application_notes\/xapp216.pdf."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821411"},{"key":"e_1_2_1_11_1","unstructured":"Chapman K. 2003. KCPSM3 8-bit Micro Controller for Spartan-3 Virtex-II and Virtex-II PRO. www.xilinx.com. Chapman K. 2003. KCPSM3 8-bit Micro Controller for Spartan-3 Virtex-II and Virtex-II PRO. www.xilinx.com."},{"key":"e_1_2_1_12_1","unstructured":"Chapman K. and Jones L. 2009. SEU strategies for Virtex-5 devices. Xilinx Application Note XAPP864. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp 864.pdf. Chapman K. and Jones L. 2009. SEU strategies for Virtex-5 devices. Xilinx Application Note XAPP864. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp 864.pdf."},{"volume-title":"Proceedings of the IEEE Conference on Design and Diagnostics of Electronic Circuits and Systems (DDECS\u201907)","author":"Gericota M. G.","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","article-title":"Dynamic reconfiguration for management of radiation-induced faults in FPGAs","volume":"2","author":"Gokhale M.","year":"2006","journal-title":"Int. J. Embed Syst."},{"volume-title":"Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices (MAPLD\u201903)","author":"Graham P.","key":"e_1_2_1_15_1"},{"volume-title":"Proceedings of the IEEE Aerospace Conference. 1--10","author":"Heiner J.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","unstructured":"ISCAS. 1999. ISCAS99 circuit benchmarks. http:\/\/www.pld.ttu.ee\/-maksimlbenchmarks\/iscas99\/vhdl\/. ISCAS . 1999. ISCAS99 circuit benchmarks. http:\/\/www.pld.ttu.ee\/-maksimlbenchmarks\/iscas99\/vhdl\/."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.835057"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_10"},{"key":"e_1_2_1_20_1","unstructured":"Memec-Design Virtex II MB. www.insight.na.memec.comlMemec\/iplanet\/linkl. Memec-Design Virtex II MB. www.insight.na.memec.comlMemec\/iplanet\/linkl."},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Moon T. K. 2005. Error Correction Coding. John Wiley &amp; Sons. Moon T. K. 2005. Error Correction Coding . John Wiley &amp; Sons.","DOI":"10.1002\/0471739219"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860674"},{"volume-title":"Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices (MAPLD\u201908)","author":"Ostler P.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860742"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910870"},{"volume-title":"Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices (MAPLD\u201904)","author":"Rollins N.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","unstructured":"Roosta R. 2004. A comparison of radiation-hard and radiation-tolerant FPGAs for space applications. NASA Electronic Parts and Packaging Program. http:\/\/nepp.nasa.gov\/. Roosta R. 2004. A comparison of radiation-hard and radiation-tolerant FPGAs for space applications. NASA Electronic Parts and Packaging Program. http:\/\/nepp.nasa.gov\/."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.834955"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201906)","author":"Stepien P.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839190"},{"key":"e_1_2_1_31_1","unstructured":"Xilinx. 2000. Chipscope Software and ILA Cores User Manual Xilinx User Manual 0401884 (v2.0). Xilinx. 2000. Chipscope Software and ILA Cores User Manual Xilinx User Manual 0401884 (v2.0)."},{"key":"e_1_2_1_32_1","unstructured":"Xilinx. 2005. Virtex FPGA Series Configuration and Readback. Xilinx Application Note XAPP 138 http:\/\/www.xilinx.com\/support\/documentationlapplication_notes\/xapp138.pdf. Xilinx. 2005. Virtex FPGA Series Configuration and Readback. Xilinx Application Note XAPP 138 http:\/\/www.xilinx.com\/support\/documentationlapplication_notes\/xapp138.pdf."},{"key":"e_1_2_1_33_1","unstructured":"Xilinx. 2007. Virtex-II Platform FPGA User Guide. http:\/\/www.xilinx.comlbvdocs\/userguides\/ug002.pdf. Xilinx. 2007. Virtex-II Platform FPGA User Guide. http:\/\/www.xilinx.comlbvdocs\/userguides\/ug002.pdf."},{"volume-title":"SEU Mitigation Testing of Xilinx Virtex II FPGAs. Radiation Effects Data Workshop, 92--97","author":"Yui E. E.","key":"e_1_2_1_34_1"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1857927.1857935","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1857927.1857935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:51Z","timestamp":1750244391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1857927.1857935"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["10.1145\/1857927.1857935"],"URL":"https:\/\/doi.org\/10.1145\/1857927.1857935","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2010,12]]},"assertion":[{"value":"2009-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}