{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:20:12Z","timestamp":1761895212659,"version":"3.41.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC96-2221-E-194-065-MY2NSC98-2221-E-194-049-MY3"],"award-info":[{"award-number":["NSC96-2221-E-194-065-MY2NSC98-2221-E-194-049-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2010,12]]},"abstract":"<jats:p>With the gradually fading distinction between hardware and software, it is now possible to relocate tasks from a microprocessor to reconfigurable logic and vice versa. However, existing hardware-software scheduling can rarely cope with such runtime task relocation. In this work, we propose a new Relocatable Hardware-Software Scheduling (RHSS) method that not only can be applied to dynamically relocatable hardware-software tasks, but also increases the reconfigurable hardware resource utilization, reduces the reconfigurable hardware resource fragmentation with realistic placement methods, and makes best efforts at meeting the real-time constraints of tasks. The feasibility of the proposed relocatable hardware-software scheduling algorithm was proved by applying it to some randomly generated examples and a real dynamically reconfigurable network security system example. Compared to the quadratic time complexity of the state-of-the-art Adaptive Hardware-Software Allocation (AHSA) method, RHSS is linear in time complexity, and improves the reconfigurable hardware utilization by as much as 117.8%. The scheduling and placement time and the memory usage are also drastically reduced by as much as 89.5% and 96.4%, respectively.<\/jats:p>","DOI":"10.1145\/1857927.1857936","type":"journal-article","created":{"date-parts":[[2010,12,20]],"date-time":"2010-12-20T15:55:04Z","timestamp":1292860504000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Scheduling and Placement of Hardware\/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems"],"prefix":"10.1145","volume":"4","author":[{"given":"Pao-Ann","family":"Hsiung","sequence":"first","affiliation":[{"name":"National Chung Cheng University"}]},{"given":"Chun-Hsian","family":"Huang","sequence":"additional","affiliation":[{"name":"National Chung Cheng University"}]},{"given":"Jih-Sheng","family":"Shen","sequence":"additional","affiliation":[{"name":"National Chung Cheng University"}]},{"given":"Chen-Chi","family":"Chiang","sequence":"additional","affiliation":[{"name":"National Chung Cheng University"}]}],"member":"320","published-online":{"date-parts":[[2010,12]]},"reference":[{"volume-title":"Proceedings of the 19th IEEE Real-Time Systems Symposium. IEEE Computer Society, 4--13","author":"Abeni L.","key":"e_1_2_1_1_1"},{"volume-title":"Proceedings of the IFIP International Conference on VLSI-SoC. 118--122","author":"Ahmadinia A.","key":"e_1_2_1_2_1"},{"volume-title":"Proceedings of the International Parallel and Distributed Processing Symposium. IEEE CS Press, 134","author":"Ahmadinia A.","key":"e_1_2_1_3_1"},{"volume-title":"Proceedings of the 14th International Conference on Field-Programmable Logic and Applications","series-title":"Lecture Notes in Computer Science","author":"Ahmadinia A.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","first-page":"3","article-title":"Online placement for dynamically reconfigurable devices","volume":"1","author":"Ahmadinia A.","year":"2005","journal-title":"Int. J. Embed. Syst."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912106"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886411"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/11596356_50"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.99"},{"volume-title":"Proceedings of the 3rd International Workshop on Intelligent Solutions in Embedded Systems (WISES\u201905)","author":"Danne K.","key":"e_1_2_1_11_1"},{"volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium.","author":"ElFarag A. A.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996820"},{"volume-title":"Parbit: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs). Tech. rep. WUCS-01-13","year":"2001","author":"Horta E.","key":"e_1_2_1_14_1"},{"volume-title":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL\u201907)","author":"Hsiung P.-A.","key":"e_1_2_1_15_1"},{"key":"e_1_2_1_16_1","first-page":"229","article-title":"Generic wrapper design for dynamic swappable hardware IP in partially reconfigurable systems","volume":"14","author":"Huang C.-H.","year":"2007","journal-title":"Int. J. Elect. Engin."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/231940"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 2746--2749","author":"Koch D.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","unstructured":"Liao H.-W. 2007. Multi-objective placement of reconfigurable hardware tasks in real-time systems. M.S. thesis National Chung Cheng University Chiayi Taiwan. Liao H.-W. 2007. Multi-objective placement of reconfigurable hardware tasks in real-time systems. M.S. thesis National Chung Cheng University Chiayi Taiwan."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.1040.0106"},{"volume-title":"Proceedings of the 11th ProRISC Workshop on Circuits, Systems and Signal Processing.","author":"Mei B.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.39"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 885--888","author":"Peck W.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.10"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"},{"volume-title":"Proceedings of the 24th IEEE International Real-Time Systems Symposium. IEEE Computer Society Press.","author":"Steiger C.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. Springer Verlag, 241--250","author":"Tabero J.","key":"e_1_2_1_28_1"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE). IEEE Computer Society, 10290--10295","author":"Walder H.","key":"e_1_2_1_29_1"},{"volume":"17","volume-title":"Proceedings of the International Parallel and Distributed Processing Symposium.","author":"Walder H.","key":"e_1_2_1_30_1"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1857927.1857936","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1857927.1857936","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:51Z","timestamp":1750244391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1857927.1857936"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["10.1145\/1857927.1857936"],"URL":"https:\/\/doi.org\/10.1145\/1857927.1857936","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2010,12]]},"assertion":[{"value":"2008-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}