{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:54:14Z","timestamp":1750308854541,"version":"3.41.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science, and Technology","doi-asserted-by":"publisher","award":["2.07E+23"],"award-info":[{"award-number":["2.07E+23"]}],"id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2010,11]]},"abstract":"<jats:p>For scientific numerical simulation that requires a relatively high ratio of data access to computation, the scalability of memory bandwidth is the key to performance improvement, and therefore custom-computing machines (CCMs) are one of the promising approaches to provide bandwidth-aware structures tailored for individual applications. In this article, we propose a scalable FPGA-array with bandwidth-reduction mechanism (BRM) to implement high-performance and power-efficient CCMs for scientific simulations based on finite difference methods. With the FPGA-array, we construct a systolic computational-memory array (SCMA), which is given a minimum of programmability to provide flexibility and high productivity for various computing kernels and boundary computations. Since the systolic computational-memory architecture of SCMA provides scalability of both memory bandwidth and arithmetic performance according to the array size, we introduce a homogeneously partitioning approach to the SCMA so that it is extensible over a 1D or 2D array of FPGAs connected with a mesh network. To satisfy the bandwidth requirement of inter-FPGA communication, we propose BRM based on time-division multiplexing. BRM decreases the required number of communication channels between the adjacent FPGAs at the cost of delay cycles. We formulate the trade-off between bandwidth and delay of inter-FPGA data-transfer with BRM. To demonstrate feasibility and evaluate performance quantitatively, we design and implement the SCMA of 192 processing elements over two ALTERA Stratix II FPGAs. The implemented SCMA running at 106MHz has the peak performance of 40.7 GFlops in single precision. We demonstrate that the SCMA achieves the sustained performances of 32.8 to 35.7 GFlops for three benchmark computations with high utilization of computing units. The SCMA has complete scalability to the increasing number of FPGAs due to the highly localized computation and communication. In addition, we also demonstrate that the FPGA-based SCMA is power-efficient: it consumes 69% to 87% power and requires only 2.8% to 7.0% energy of those for the same computations performed by a 3.4-GHz Pentium4 processor. With software simulation, we show that BRM works effectively for benchmark computations, and therefore commercially available low-end FPGAs with relatively narrow I\/O bandwidth can be utilized to construct a scalable FPGA-array.<\/jats:p>","DOI":"10.1145\/1862648.1862651","type":"journal-article","created":{"date-parts":[[2010,11,16]],"date-time":"2010-11-16T14:07:19Z","timestamp":1289916439000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["FPGA-Array with Bandwidth-Reduction Mechanism for Scalable and Power-Efficient Numerical Simulations Based on Finite Difference Methods"],"prefix":"10.1145","volume":"3","author":[{"given":"Kentaro","family":"Sano","sequence":"first","affiliation":[{"name":"Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Luzhou","sequence":"additional","affiliation":[{"name":"Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiaki","family":"Hatsuda","sequence":"additional","affiliation":[{"name":"Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takanori","family":"Iizuka","sequence":"additional","affiliation":[{"name":"Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoru","family":"Yamamoto","sequence":"additional","affiliation":[{"name":"Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,11]]},"reference":[{"unstructured":"Altera Corporation. 2008. http:\/\/www.altera.com\/literature\/. Altera Corporation . 2008. http:\/\/www.altera.com\/literature\/.","key":"e_1_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1145\/968280.968311"},{"volume-title":"Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908)","author":"Chiu M.","unstructured":"Chiu , M. , Herbordt , M. , and Langhammer , M . 2008. Performance potential of molecular dynamics simulations on high performance reconfigurable computing systems . In Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908) . DOI: 10.1109\/HPRCTA.2008.4745685. 10.1109\/HPRCTA.2008.4745685 Chiu, M., Herbordt, M., and Langhammer, M. 2008. Performance potential of molecular dynamics simulations on high performance reconfigurable computing systems. In Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908). DOI: 10.1109\/HPRCTA.2008.4745685.","key":"e_1_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_1","DOI":"10.1145\/508352.508353"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1145\/1046192.1046203"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1145\/1046192.1046204"},{"volume-title":"Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 156--163","author":"Durbano J. P.","unstructured":"Durbano , J. P. , Ortiz , F. E. , Humphrey , J. R. , Curt , P. F. , and Prather , D. W . 2004. FPGA-based acceleration of the 3d finite-difference time-domain method . In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 156--163 . Durbano, J. P., Ortiz, F. E., Humphrey, J. R., Curt, P. F., and Prather, D. W. 2004. FPGA-based acceleration of the 3d finite-difference time-domain method. In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 156--163.","key":"e_1_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1109\/54.748803"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1145\/1058129.1058148"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1109\/IPDPS.2005.346"},{"doi-asserted-by":"crossref","unstructured":"Ferziger J. H. and Peri\u0107 M. 1996. Computational Methods for Fluid Dynamics. Springer-Verlag Berlin. Ferziger J. H. and Peri\u0107 M. 1996. Computational Methods for Fluid Dynamics . Springer-Verlag Berlin.","key":"e_1_2_1_11_1","DOI":"10.1007\/978-3-642-97651-3"},{"unstructured":"Hageman L. A. and Young D. M. 1981. Applied Iterative Methods. Academic Press. Hageman L. A. and Young D. M. 1981. Applied Iterative Methods . Academic Press.","key":"e_1_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.2514\/6.2005-1382"},{"volume-title":"Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society Press","author":"He C.","unstructured":"He , C. , Lu , M. , and Sun , C . 2004. Accelerating seismic migration using FPGA-based coprocessor platform . In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society Press , Los Alamitos, CA. 207--216. He, C., Lu, M., and Sun, C. 2004. Accelerating seismic migration using FPGA-based coprocessor platform. In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society Press, Los Alamitos, CA. 207--216.","key":"e_1_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1109\/FCCM.2005.65"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1109\/FCCM.2005.16"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1145\/357369.357370"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1109\/2.241423"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 329--334","author":"Kaganov A.","unstructured":"Kaganov , A. , Chow , P. , and Lakhany , A . 2008. FPGA acceleration of Monte-Carlo based credit derivative pricing . In Proceedings of the International Conference on Field Programmable Logic and Applications. 329--334 . Kaganov, A., Chow, P., and Lakhany, A. 2008. FPGA acceleration of Monte-Carlo based credit derivative pricing. In Proceedings of the International Conference on Field Programmable Logic and Applications. 329--334.","key":"e_1_2_1_19_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1016\/0021-9991(85)90148-2"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1109\/MC.1982.1653825"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201908)","author":"Morishita H.","unstructured":"Morishita , H. , Osana , Y. , Fujita , N. , and Amano , H . 2008. Exploiting memory hierarchy for a computational fluid dynamics accelerator on FPGAs . In Proceedings of the International Conference on Field-Programmable Technology (FPT\u201908) . 193--200. Morishita, H., Osana, Y., Fujita, N., and Amano, H. 2008. Exploiting memory hierarchy for a computational fluid dynamics accelerator on FPGAs. In Proceedings of the International Conference on Field-Programmable Technology (FPT\u201908). 193--200.","key":"e_1_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1109\/FCCM.2006.8"},{"volume-title":"Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908)","author":"Murtaza S.","unstructured":"Murtaza , S. , Hoekstra , A. , and Sloot , P . 2008. Floating point based cellular automata simulations using a dual FPGA-enabled system . In Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908) . DOI: 10.1109\/HPRCTA.2008.4745686. 10.1109\/HPRCTA.2008.4745686 Murtaza, S., Hoekstra, A., and Sloot, P. 2008. Floating point based cellular automata simulations using a dual FPGA-enabled system. In Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908). DOI: 10.1109\/HPRCTA.2008.4745686.","key":"e_1_2_1_24_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_25_1","DOI":"10.1109\/FCCM.2006.17"},{"doi-asserted-by":"publisher","key":"e_1_2_1_26_1","DOI":"10.1109\/40.592312"},{"volume-title":"Proceedings of the International Conference on Computer Design. 2--9.","author":"Patterson D.","unstructured":"Patterson , D. , Asanovic , K. , Brown , A. , Fromm , R. , Golbus , J. , Gribstad , B. , Keeton , K. , Kozyrakis , C. , Martin , D. , Perissakis , S. , Thomas , R. , Treuhaft , N. , and Yelick , K . 1997b. Intelligent ram (IRAM): The industrial setting, applications, and architectures . In Proceedings of the International Conference on Computer Design. 2--9. Patterson, D., Asanovic, K., Brown, A., Fromm, R., Golbus, J., Gribstad, B., Keeton, K., Kozyrakis, C., Martin, D., Perissakis, S., Thomas, R., Treuhaft, N., and Yelick, K. 1997b. Intelligent ram (IRAM): The industrial setting, applications, and architectures. In Proceedings of the International Conference on Computer Design. 2--9.","key":"e_1_2_1_27_1"},{"volume-title":"Proceedings of the International Conference on Information Technology (ITCC\u201904)","author":"Sano K.","unstructured":"Sano , K. , Takagi , C. , Egawa , R. , Suzuki , K. , and Nakamura , T . 2004. A systolic memory architecture for fast codebook design based on MMPDCL algorithm . In Proceedings of the International Conference on Information Technology (ITCC\u201904) . 572--578. Sano, K., Takagi, C., Egawa, R., Suzuki, K., and Nakamura, T. 2004. A systolic memory architecture for fast codebook design based on MMPDCL algorithm. In Proceedings of the International Conference on Information Technology (ITCC\u201904). 572--578.","key":"e_1_2_1_28_1"},{"volume-title":"Proceedings of the 5th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT\u201905)","author":"Sano K.","unstructured":"Sano , K. , Takagi , C. , and Nakamura , T . 2005. Systolic computational memory approach to high-speed codebook design . In Proceedings of the 5th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT\u201905) . 334--339. Sano, K., Takagi, C., and Nakamura, T. 2005. Systolic computational memory approach to high-speed codebook design. In Proceedings of the 5th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT\u201905). 334--339.","key":"e_1_2_1_29_1"},{"volume-title":"Proceedings of the International Conference on Parallel Computational Fluid Dynamics. 174--177","author":"Sano K.","unstructured":"Sano , K. , Iizuka , T. , and Yamamoto , S . 2006a. Massively parallel processor based on systolic architecture for high-performance computation of different schemes . In Proceedings of the International Conference on Parallel Computational Fluid Dynamics. 174--177 . Sano, K., Iizuka, T., and Yamamoto, S. 2006a. Massively parallel processor based on systolic architecture for high-performance computation of different schemes. In Proceedings of the International Conference on Parallel Computational Fluid Dynamics. 174--177.","key":"e_1_2_1_30_1"},{"volume-title":"Proceedings of the 49th IEEE Internationial Midwest Symposium on Circuits and Systems (MWSCAS\u201906)","author":"Sano K.","unstructured":"Sano , K. , Iizuka , T. , and Yamamoto , S . 2006b. Systolic computational-memory architecture for an FPGA-based flow solver . In Proceedings of the 49th IEEE Internationial Midwest Symposium on Circuits and Systems (MWSCAS\u201906) . CDROM. Sano, K., Iizuka, T., and Yamamoto, S. 2006b. Systolic computational-memory architecture for an FPGA-based flow solver. In Proceedings of the 49th IEEE Internationial Midwest Symposium on Circuits and Systems (MWSCAS\u201906). CDROM.","key":"e_1_2_1_31_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_32_1","DOI":"10.1109\/FCCM.2007.61"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201907)","author":"Sano K.","unstructured":"Sano , K. , Pell , O. , Luk , W. , and Yamamoto , S . 2007b. FPGA-based streaming computation for lattice Boltzmann method . In Proceedings of the International Conference on Field-Programmable Technology (FPT\u201907) . 233--236. Sano, K., Pell, O., Luk, W., and Yamamoto, S. 2007b. FPGA-based streaming computation for lattice Boltzmann method. In Proceedings of the International Conference on Field-Programmable Technology (FPT\u201907). 233--236.","key":"e_1_2_1_33_1"},{"volume-title":"Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908)","author":"Sano K.","unstructured":"Sano , K. , Luzhou , W. , Hatsuda , Y. , and Yamamoto , S . 2008a. Scalable FPGA-array for high-performance and power-efficient computation based on difference schemes . In Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908) . DOI: 10.1109\/HPRCTA.2008.4745679. 10.1109\/HPRCTA.2008.4745679 Sano, K., Luzhou, W., Hatsuda, Y., and Yamamoto, S. 2008a. Scalable FPGA-array for high-performance and power-efficient computation based on difference schemes. In Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908). DOI: 10.1109\/HPRCTA.2008.4745679.","key":"e_1_2_1_34_1"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201908)","author":"Sano K.","unstructured":"Sano , K. , Nishikawa , T. , Aoki , T. , and Yamamoto , S . 2008b. Evaluating power and energy consumption of FPGA-based custom computing machines for scientific floating-point computation . In Proceedings of the International Conference on Field-Programmable Technology (FPT\u201908) . 301--304. Sano, K., Nishikawa, T., Aoki, T., and Yamamoto, S. 2008b. Evaluating power and energy consumption of FPGA-based custom computing machines for scientific floating-point computation. In Proceedings of the International Conference on Field-Programmable Technology (FPT\u201908). 301--304.","key":"e_1_2_1_35_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_1","DOI":"10.1145\/503048.503063"},{"doi-asserted-by":"publisher","key":"e_1_2_1_37_1","DOI":"10.1109\/FCCM.2006.46"},{"doi-asserted-by":"publisher","key":"e_1_2_1_38_1","DOI":"10.1109\/TPDS.2007.70777"},{"volume-title":"Proceedings of the IEEE Symposium on FPGA\u2019s for Custom Computing Machines. 155--162","author":"Shirazi N.","unstructured":"Shirazi , N. , Walters , A. , and Athanas , P . 1995. Quantitative analysis of floating point arithmetic on FPGA based custom computing machines . In Proceedings of the IEEE Symposium on FPGA\u2019s for Custom Computing Machines. 155--162 . Shirazi, N., Walters, A., and Athanas, P. 1995. Quantitative analysis of floating point arithmetic on FPGA based custom computing machines. In Proceedings of the IEEE Symposium on FPGA\u2019s for Custom Computing Machines. 155--162.","key":"e_1_2_1_39_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_40_1","DOI":"10.1023\/B:SUPE.0000045211.07895.cb"},{"volume-title":"Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908)","author":"Strenski D.","unstructured":"Strenski , D. , Simkins , J. , Walke , R. , and Wittig , R . 2008. Evaluating FPGAs for floating point performance . In Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908) . DOI: 10.1109\/HPRCTA.2008.4745680. 10.1109\/HPRCTA.2008.4745680 Strenski, D., Simkins, J., Walke, R., and Wittig, R. 2008. Evaluating FPGAs for floating point performance. In Proceedings of the International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\u201908). DOI: 10.1109\/HPRCTA.2008.4745680.","key":"e_1_2_1_41_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_42_1","DOI":"10.1137\/S0036142997326938"},{"unstructured":"Taflove A. and Hagness S. C. 1996. Computational Electrodynamics -- The Finite Difference Time-Domain Method. Aretch House Inc. Norwood MA. Taflove A. and Hagness S. C. 1996. Computational Electrodynamics -- The Finite Difference Time-Domain Method . Aretch House Inc. Norwood MA.","key":"e_1_2_1_43_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_44_1","DOI":"10.1145\/968280.968305"},{"volume-title":"Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 219--228","author":"Underwood K. D.","unstructured":"Underwood , K. D. and Hemmert , K. S . 2004. Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance . In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 219--228 . Underwood, K. D. and Hemmert, K. S. 2004. Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance. In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 219--228.","key":"e_1_2_1_45_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_46_1","DOI":"10.1109\/92.486081"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of SPIE: Advanced Signal Processing Algorithms, Architectures and Implementations X.","volume":"4116","author":"Walke R. L.","unstructured":"Walke , R. L. , Smith , R. W. M. , and Lightbody , G . 2000. 20-GFLOPS QR processor on a Xilinx virtex-e FPGA . In Proceedings of SPIE: Advanced Signal Processing Algorithms, Architectures and Implementations X. Vol. 4116 , 300--310. Walke, R. L., Smith, R. W. M., and Lightbody, G. 2000. 20-GFLOPS QR processor on a Xilinx virtex-e FPGA. In Proceedings of SPIE: Advanced Signal Processing Algorithms, Architectures and Implementations X. Vol. 4116, 300--310."},{"doi-asserted-by":"publisher","key":"e_1_2_1_48_1","DOI":"10.1145\/1498765.1498785"},{"doi-asserted-by":"publisher","key":"e_1_2_1_49_1","DOI":"10.1109\/FPL.2008.4629954"},{"doi-asserted-by":"publisher","key":"e_1_2_1_50_1","DOI":"10.1109\/TAP.1966.1138693"},{"doi-asserted-by":"publisher","key":"e_1_2_1_51_1","DOI":"10.1109\/TPDS.2007.1068"},{"doi-asserted-by":"publisher","key":"e_1_2_1_52_1","DOI":"10.1145\/1046192.1046202"},{"doi-asserted-by":"publisher","key":"e_1_2_1_53_1","DOI":"10.1109\/TPDS.2007.1001"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1862648.1862651","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1862648.1862651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:14:51Z","timestamp":1750281291000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1862648.1862651"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":53,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,11]]}},"alternative-id":["10.1145\/1862648.1862651"],"URL":"https:\/\/doi.org\/10.1145\/1862648.1862651","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2010,11]]},"assertion":[{"value":"2009-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}