{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:31Z","timestamp":1750307491432,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,25]]},"DOI":"10.1145\/1872007.1872052","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:43:19Z","timestamp":1288276999000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Chimpp"],"prefix":"10.1145","author":[{"given":"Erik","family":"Rubow","sequence":"first","affiliation":[{"name":"Ericsson Research, San Jose, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rick","family":"McGeer","sequence":"additional","affiliation":[{"name":"HP Labs, Palo Alto, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeff","family":"Mogul","sequence":"additional","affiliation":[{"name":"HP Labs, Palo Alto, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Vahdat","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851206"},{"key":"e_1_3_2_1_2_1","volume-title":"Proc. NetFPGA Developers' Workshop","author":"Attig M.","year":"2009","unstructured":"M. Attig and G. Brebner . High-level programming of the FPGA on NetFPGA . In Proc. NetFPGA Developers' Workshop , August 2009 . M. Attig and G. Brebner. High-level programming of the FPGA on NetFPGA. In Proc. NetFPGA Developers' Workshop, August 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996811"},{"key":"e_1_3_2_1_5_1","volume-title":"Integrating real world applications into omnet++","author":"Mayer C. P.","year":"2008","unstructured":"C. P. Mayer , T. Gamer , and C. P. Mayer . Integrating real world applications into omnet++ , 2008 . C. P. Mayer, T. Gamer, and C. P. Mayer. Integrating real world applications into omnet++, 2008."},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. PRESTO","author":"Naous J.","year":"2008","unstructured":"J. Naous , G. Gibb , S. Bolouki , and N. McKeown . A Programming Model for Reusable Hardware in NetFPGA . In Proc. PRESTO , Aug. 2008 . J. Naous, G. Gibb, S. Bolouki, and N. McKeown. A Programming Model for Reusable Hardware in NetFPGA. In Proc. PRESTO, Aug. 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046224"},{"key":"e_1_3_2_1_8_1","volume-title":"Verilator and SystemPerl","author":"Snyder W.","year":"2004","unstructured":"W. Snyder . Verilator and SystemPerl . In North American SystemC Users' Group , 2004 . W. Snyder. Verilator and SystemPerl. In North American SystemC Users' Group, 2004."},{"key":"e_1_3_2_1_9_1","volume-title":"The Verilog hardware description language","author":"Thomas D. E.","year":"2061","unstructured":"D. E. Thomas and P. R. Moorby . The Verilog hardware description language . Kluwer Academic Publishers , 101 Philip Drive, Assinippi Park, Norwell, MA, 0 2061 , fifth edition, 2002. D. E. Thomas and P. R. Moorby. The Verilog hardware description language. Kluwer Academic Publishers, 101 Philip Drive, Assinippi Park, Norwell, MA, 02061, fifth edition, 2002."},{"key":"e_1_3_2_1_10_1","first-page":"319","volume-title":"Proc. European Simulation Multiconference","author":"Varga A.","year":"2001","unstructured":"A. Varga . The OMNeT++ discrete event simulation system . In Proc. European Simulation Multiconference , pages 319 -- 324 , June 2001 . A. Varga. The OMNeT++ discrete event simulation system. In Proc. European Simulation Multiconference, pages 319--324, June 2001."}],"event":{"name":"ANCS '10: Symposium on Architecture for Networking and Communications Systems","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\TCCA TC on Computer Arhitecture"],"location":"La Jolla California","acronym":"ANCS '10"},"container-title":["Proceedings of the 6th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1872007.1872052","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1872007.1872052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:17:33Z","timestamp":1750249053000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1872007.1872052"}},"subtitle":["a click-based programming and simulation environment for reconfigurable networking hardware"],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"references-count":10,"alternative-id":["10.1145\/1872007.1872052","10.1145\/1872007"],"URL":"https:\/\/doi.org\/10.1145\/1872007.1872052","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"2010-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}