{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:31Z","timestamp":1750307491444,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,25]]},"DOI":"10.1145\/1872007.1872053","type":"proceedings-article","created":{"date-parts":[[2010,10,28]],"date-time":"2010-10-28T14:43:19Z","timestamp":1288276999000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["The case for hardware transactional memory in software packet processing"],"prefix":"10.1145","author":[{"given":"Martin","family":"Labrecque","sequence":"first","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. Gregory","family":"Steffan","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.69"},{"key":"e_1_3_2_1_2_1","unstructured":"M. Labrecque J. G. Steffan G. Salmon M. Ghobadi and Y. Ganjali \"NetThreads: Programming NetFPGA with threaded software \" in NetFPGA Developers Workshop 2009. {Online}. Available: http:\/\/www.netfpga.org\/foswiki\/bin\/view\/NetFPGA\/OneGig\/NetThreads  M. Labrecque J. G. Steffan G. Salmon M. Ghobadi and Y. Ganjali \"NetThreads: Programming NetFPGA with threaded software \" in NetFPGA Developers Workshop 2009. {Online}. Available: http:\/\/www.netfpga.org\/foswiki\/bin\/view\/NetFPGA\/OneGig\/NetThreads"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542307"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542308"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.24"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581662"},{"key":"e_1_3_2_1_8_1","unstructured":"J. Verd\u00fa J. Garcia M. Nemirovsky and M. Valero \"Analysis of traffic traces for stateful applications \" in NP-3 2004.  J. Verd\u00fa J. Garcia M. Nemirovsky and M. Valero \"Analysis of traffic traces for stateful applications \" in NP-3 2004."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693462"},{"volume-title":"Intel Corporation","year":"2004","author":"Network Processor 0","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273445.1273453"},{"key":"e_1_3_2_1_12_1","unstructured":"Intel Corporation \"Packet processing with Intel multi-core processors \" 2008.  Intel Corporation \"Packet processing with Intel multi-core processors \" 2008."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/319344.319166"},{"key":"e_1_3_2_1_14_1","unstructured":"M. Roesch \"Snort - lightweight intrusion detection for networks \" in LISA 1999.   M. Roesch \"Snort - lightweight intrusion detection for networks \" in LISA 1999."},{"key":"e_1_3_2_1_15_1","unstructured":"\"Quagga routing software suite.\" {Online}. Available: http:\/\/www.quagga.net  \"Quagga routing software suite.\" {Online}. Available: http:\/\/www.quagga.net"},{"key":"e_1_3_2_1_16_1","unstructured":"M. Handley E. Kohler A. Ghosh O. Hodson and P. Radoslavov \"Designing extensible IP router software \" in NSDI 2005.   M. Handley E. Kohler A. Ghosh O. Hodson and P. Radoslavov \"Designing extensible IP router software \" in NSDI 2005."},{"key":"e_1_3_2_1_17_1","unstructured":"Communications Workers of America \"Report on internet speeds in all 50 states \" August 2009.  Communications Workers of America \"Report on internet speeds in all 50 states \" August 2009."},{"volume-title":"Cisco Systems","year":"2004","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","unstructured":"T. Wolf and M. Franklin \"CommBench - a telecommunications benchmark for network processors \" in ISPASS 2000.   T. Wolf and M. Franklin \"CommBench - a telecommunications benchmark for network processors \" in ISPASS 2000."},{"key":"e_1_3_2_1_20_1","unstructured":"B. K. Lee and L. K. John \"NpBench: A benchmark suite for control plane and data plane applications for network processors \" in ICCD 2003.   B. K. Lee and L. K. John \"NpBench: A benchmark suite for control plane and data plane applications for network processors \" in ICCD 2003."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Y. Wang G. Lu and X. Li \"A study of Internet packet reordering \" in ICOIN 2004.  Y. Wang G. Lu and X. Li \"A study of Internet packet reordering \" in ICOIN 2004.","DOI":"10.1007\/978-3-540-25978-7_36"},{"key":"e_1_3_2_1_23_1","unstructured":"\"PCRE - Perl compatible regular expressions.\" {Online}. Available: http:\/\/www.pcre.org  \"PCRE - Perl compatible regular expressions.\" {Online}. Available: http:\/\/www.pcre.org"},{"key":"e_1_3_2_1_24_1","unstructured":"\"Application layer packet classifier for Linux.\" {Online}. Available: http:\/\/l7-filter.sourceforge.net  \"Application layer packet classifier for Linux.\" {Online}. Available: http:\/\/l7-filter.sourceforge.net"},{"key":"e_1_3_2_1_25_1","unstructured":"Cooperative Association for Internet Data Analysis \"A day in the life of the Internet \" WIDE-TRANSIT link Jan. 2007.  Cooperative Association for Internet Data Analysis \"A day in the life of the Internet \" WIDE-TRANSIT link Jan. 2007."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"C. Cao Minh J. Chung C. Kozyrakis and K. Olukotun \"STAMP: Stanford transactional applications for multi-processing \" in IISWC 2008.  C. Cao Minh J. Chung C. Kozyrakis and K. Olukotun \"STAMP: Stanford transactional applications for multi-processing \" in IISWC 2008.","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_7"},{"volume-title":"Net","year":"2005","author":"Bahlmann B.","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065039"},{"key":"e_1_3_2_1_30_1","unstructured":"N. Weng and T. Wolf \"Pipelining vs. multiprocessors -- choosing the right network processor system topology \" in ANCHOR 2004.  N. Weng and T. Wolf \"Pipelining vs. multiprocessors -- choosing the right network processor system topology \" in ANCHOR 2004."},{"key":"e_1_3_2_1_31_1","unstructured":"W. Thies \"Language and compiler support for stream programs \" Ph.D. dissertation 2009.   W. Thies \"Language and compiler support for stream programs \" Ph.D. dissertation 2009."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151084"},{"key":"e_1_3_2_1_33_1","unstructured":"G. Lidington \"Programming a data flow processor \" http:\/\/www.xelerated.com 2003.  G. Lidington \"Programming a data flow processor \" http:\/\/www.xelerated.com 2003."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275571.1275600"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"R. Ramaswamy N. Weng and T. Wolf \"Application analysis and resource mapping for heterogeneous network processor architectures \" in NP-3 2004.  R. Ramaswamy N. Weng and T. Wolf \"Application analysis and resource mapping for heterogeneous network processor architectures \" in NP-3 2004.","DOI":"10.1016\/B978-012088476-6\/50014-9"},{"key":"e_1_3_2_1_36_1","unstructured":"Cisco Systems \"The Cisco QuantumFlow processor: Cisco's next generation network processor \" 2008.  Cisco Systems \"The Cisco QuantumFlow processor: Cisco's next generation network processor \" 2008."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477954"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.55"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.8"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"M. Labrecque and J. G. Steffan \"Fast critical sections via thread scheduling for FPGA-based multithreaded processors \" in FPL 2009.  M. Labrecque and J. G. Steffan \"Fast critical sections via thread scheduling for FPGA-based multithreaded processors \" in FPL 2009.","DOI":"10.1109\/FPL.2009.5272561"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1452520.1452545"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1294313.1294319"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC.2009.18"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095892"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/166237.166245"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229433"},{"key":"e_1_3_2_1_48_1","unstructured":"T. L. Rich\u00e9 J. Mudigonda and H. M. Vin \"Experimental evaluation of load balancers in packet processing systems \" in Workshop on Building Block Engine Architectures for Computers and Networks 2004.  T. L. Rich\u00e9 J. Mudigonda and H. M. Vin \"Experimental evaluation of load balancers in packet processing systems \" in Workshop on Building Block Engine Architectures for Computers and Networks 2004."},{"key":"e_1_3_2_1_49_1","unstructured":"Netronome Systems Inc. \"NFP-3200 network flow processor \" http:\/\/www.netronome.com 2010.  Netronome Systems Inc. \"NFP-3200 network flow processor \" http:\/\/www.netronome.com 2010."}],"event":{"name":"ANCS '10: Symposium on Architecture for Networking and Communications Systems","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\TCCA TC on Computer Arhitecture"],"location":"La Jolla California","acronym":"ANCS '10"},"container-title":["Proceedings of the 6th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1872007.1872053","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1872007.1872053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:17:33Z","timestamp":1750249053000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1872007.1872053"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"references-count":48,"alternative-id":["10.1145\/1872007.1872053","10.1145\/1872007"],"URL":"https:\/\/doi.org\/10.1145\/1872007.1872053","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"2010-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}