{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:31Z","timestamp":1750307491171,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0910734"],"award-info":[{"award-number":["CNS-0910734"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1873548.1873549","type":"proceedings-article","created":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T13:32:23Z","timestamp":1288618343000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Hardware trust implications of 3-D integration"],"prefix":"10.1145","author":[{"given":"Ted","family":"Huffmire","sequence":"first","affiliation":[{"name":"Naval Postgraduate School, Monterey, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Levin","sequence":"additional","affiliation":[{"name":"Naval Postgraduate School, Monterey, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Bilzor","sequence":"additional","affiliation":[{"name":"Naval Postgraduate School, Monterey, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cynthia E.","family":"Irvine","sequence":"additional","affiliation":[{"name":"Naval Postgraduate School, Monterey, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Valamehr","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohit","family":"Tiwari","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Sherwood","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2007.91"},{"key":"e_1_3_2_1_2_1","volume-title":"Institute of Electrical and Electronics Engineers","author":"I. S. Association","year":"2001","unstructured":"I. S. Association . IEEE standard test access port and boundary-scan architecture-description. Technical Report IEEE Std 1149.1-2001 , Institute of Electrical and Electronics Engineers , Piscataway, NJ , 2001 . I. S. Association. IEEE standard test access port and boundary-scan architecture-description. Technical Report IEEE Std 1149.1-2001, Institute of Electrical and Electronics Engineers, Piscataway, NJ, 2001."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2004.1270547"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE Spectrum","author":"Boyd J.","year":"2010","unstructured":"J. Boyd . Walkie-talkies for chips . IEEE Spectrum , April 2010 . J. Boyd. Walkie-talkies for chips. IEEE Spectrum, April 2010."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306549"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306558"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.26"},{"key":"e_1_3_2_1_10_1","volume-title":"Eighth International Symposium on High-Performance Computer Architecture (HPCA) Panel: What Will Have the Greatest Impact in 2010: The Processor, the Memory, or the Interconnect?","author":"Dally W. J.","year":"2002","unstructured":"W. J. Dally . Computer architecture is all about interconnect (it is now and it will be more so in 2010) . In Eighth International Symposium on High-Performance Computer Architecture (HPCA) Panel: What Will Have the Greatest Impact in 2010: The Processor, the Memory, or the Interconnect? , Boston, MA , February 2002 . W. J. Dally. Computer architecture is all about interconnect (it is now and it will be more so in 2010). In Eighth International Symposium on High-Performance Computer Architecture (HPCA) Panel: What Will Have the Greatest Impact in 2010: The Processor, the Memory, or the Interconnect?, Boston, MA, February 2002."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306595"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39653-6_14"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060309"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306566"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306537"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403505"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/647926.739074"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSNDSP.2008.4610804"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/882488.884165"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the USENIX Security Symposium","author":"Fraser N. L. P. Jr., T.","year":"2004","unstructured":"N. L. P. Jr., T. Fraser , J. Molina , and W. A. Arbaugh . Copilot: A coprocessor-based kernel runtime integrity monitor . In Proceedings of the USENIX Security Symposium , San Diego, CA , August 2004 . N. L. P. Jr., T. Fraser, J. Molina, and W. A. Arbaugh. Copilot: A coprocessor-based kernel runtime integrity monitor. In Proceedings of the USENIX Security Symposium, San Diego, CA, August 2004."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306564"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433831"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306584"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/GROUP4.2007.4347655"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/646764.703989"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306582"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/545186.545189"},{"key":"e_1_3_2_1_33_1","volume-title":"The New York Times","author":"Markoff J.","year":"2007","unstructured":"J. Markoff . Adding math to list of security threats . The New York Times , November 2007 . J. Markoff. Adding math to list of security threats. The New York Times, November 2007."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168890"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306563"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306586"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89862-7_1"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278484"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024404"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1920261.1920292"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2010.OThH3"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977515"}],"event":{"name":"ESWeek '10: Sixth Embedded Systems Week","sponsor":["CEDA Council on Electronic Design Automation","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Scottsdale Arizona","acronym":"ESWeek '10"},"container-title":["Proceedings of the 5th Workshop on Embedded Systems Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1873548.1873549","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1873548.1873549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:17:33Z","timestamp":1750249053000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1873548.1873549"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":43,"alternative-id":["10.1145\/1873548.1873549","10.1145\/1873548"],"URL":"https:\/\/doi.org\/10.1145\/1873548.1873549","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}