{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:21Z","timestamp":1750307481957,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1878921.1878939","type":"proceedings-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T15:01:31Z","timestamp":1289314891000},"page":"107-116","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A memory interface for multi-purpose multi-stream accelerators"],"prefix":"10.1145","author":[{"given":"Sylvain","family":"Girbal","sequence":"first","affiliation":[{"name":"Thales Research and Technology, Palaiseau, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Temam","sequence":"additional","affiliation":[{"name":"INRIA Saclay, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sami","family":"Yehia","sequence":"additional","affiliation":[{"name":"Thales Research and Technology, Palaiseau, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hugues","family":"Berry","sequence":"additional","affiliation":[{"name":"INRIA Saclay, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"LI","sequence":"additional","affiliation":[{"name":"INRIA Saclay, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Synopsys design compiler. http:\/\/www.synopsys.com.  Synopsys design compiler. http:\/\/www.synopsys.com."},{"key":"e_1_3_2_1_2_1","unstructured":"Tensilica. http:\/\/www.tensilica.com\/.  Tensilica. http:\/\/www.tensilica.com\/."},{"key":"e_1_3_2_1_3_1","volume-title":"Mentor Graphics Technical Library","author":"Designing","year":"2007","unstructured":"Designing high-performance dsp hardware using Catapult C synthesis and the altera accelerated libraries . Mentor Graphics Technical Library , October 2007 . Designing high-performance dsp hardware using Catapult C synthesis and the altera accelerated libraries. Mentor Graphics Technical Library, October 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.12"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1992.271316"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.890582"},{"key":"e_1_3_2_1_10_1","volume-title":"September","author":"Chakraborty Koushik","year":"2009","unstructured":"Koushik Chakraborty , Philip M. Wells , and Gurindar S. Sohi . Over-provisioned multicore processor , September 2009 . Patent application, 11\/867508. Koushik Chakraborty, Philip M. Wells, and Gurindar S. Sohi. Over-provisioned multicore processor, September 2009. Patent application, 11\/867508."},{"key":"e_1_3_2_1_11_1","volume-title":"DesignCon","author":"Chawla Nitin","year":"2008","unstructured":"Nitin Chawla , Roberto Guizzetti , Yan Meroth , Arnaud Deleule , Vishal Gupta , Vinod Kathail , and Pascal Urard and. Multimedia application specific engine design using high level synthesis . In DesignCon , 2008 . Nitin Chawla, Roberto Guizzetti, Yan Meroth, Arnaud Deleule, Vishal Gupta, Vinod Kathail, and Pascal Urard and. Multimedia application specific engine design using high level synthesis. In DesignCon, 2008."},{"volume-title":"Proc. of Hot Chips 16","author":"Nathan","key":"e_1_3_2_1_12_1","unstructured":"Nathan Clark et al. OptimoDE: Programmable accelerator engines through retargetable customization, 2004 . In Proc. of Hot Chips 16 . Nathan Clark et al. OptimoDE: Programmable accelerator engines through retargetable customization, 2004. In Proc. of Hot Chips 16."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"e_1_3_2_1_14_1","volume-title":"International Conference on, 0: 414","author":"Comisky Dave","year":"2000","unstructured":"Dave Comisky , Sanjive Agarwala , and Charles Fuoco . A scalable high-performance dma architecture for dsp applications. Computer Design , International Conference on, 0: 414 , 2000 . Dave Comisky, Sanjive Agarwala, and Charles Fuoco. A scalable high-performance dma architecture for dsp applications. Computer Design, International Conference on, 0:414, 2000."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798266"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996634"},{"key":"e_1_3_2_1_17_1","volume-title":"PowerPC 405 CPU Core","author":"IBM.","year":"2006","unstructured":"IBM. PowerPC 405 CPU Core . September 2006 . IBM. PowerPC 405 CPU Core. September 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822826"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237161"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360612.1360617"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/882452.874376"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798263"}],"event":{"name":"ESWeek '10: Sixth Embedded Systems Week","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS","IEEE CS"],"location":"Scottsdale Arizona USA","acronym":"ESWeek '10"},"container-title":["Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878921.1878939","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1878921.1878939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:09:04Z","timestamp":1750248544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878921.1878939"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":24,"alternative-id":["10.1145\/1878921.1878939","10.1145\/1878921"],"URL":"https:\/\/doi.org\/10.1145\/1878921.1878939","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}