{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:22Z","timestamp":1750307482207,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1878921.1878957","type":"proceedings-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T15:01:31Z","timestamp":1289314891000},"page":"247-256","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Enabling large decoded instruction loop caching for energy-aware embedded processors"],"prefix":"10.1145","author":[{"given":"Ji","family":"Gu","sequence":"first","affiliation":[{"name":"The University of New South Wales, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Guo","sequence":"additional","affiliation":[{"name":"The University of New South Wales, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.224"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.645068"},{"key":"e_1_3_2_1_3_1","first-page":"403","volume-title":"Effective hardware-based two-way loop cache for high performance low power processors","author":"Anderson Tim","year":"2000","unstructured":"Tim Anderson and Sanjive Agarwala . Effective hardware-based two-way loop cache for high performance low power processors . pages 403 -- 407 , 2000 . Tim Anderson and Sanjive Agarwala. Effective hardware-based two-way loop cache for high performance low power processors. pages 403--407, 2000."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313860"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383095"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224092"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/962758.963412"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061270"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224093"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266818"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812292"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902264"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845897"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951728"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1015090.1015311"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383085"},{"key":"e_1_3_2_1_19_1","first-page":"443","volume-title":"Proceedings of the conference on Design, automation and test in Europe (DATE'02)","author":"Tang Weiyu","year":"2002","unstructured":"Weiyu Tang , Rajesh Gupta , and Alexandru Nicolau . Power savings in embedded processors through decode filer cache . In Proceedings of the conference on Design, automation and test in Europe (DATE'02) , pages 443 -- 448 , 2002 . Weiyu Tang, Rajesh Gupta, and Alexandru Nicolau. Power savings in embedded processors through decode filer cache. In Proceedings of the conference on Design, automation and test in Europe (DATE'02), pages 443--448, 2002."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118506"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1234675.1234678"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.35"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.05.004"},{"key":"e_1_3_2_1_24_1","first-page":"145","volume-title":"International Sympsium on Computer Architecture Power Driven Microarchitecture Workshop","author":"Scott Jeff","year":"1998","unstructured":"Jeff Scott , Lea Hwang Lee , John Arends , and Bill Moyer . Designing the low-power m-core architecture . In International Sympsium on Computer Architecture Power Driven Microarchitecture Workshop , pages 145 -- 150 , 1998 . Jeff Scott, Lea Hwang Lee, John Arends, and Bill Moyer. Designing the low-power m-core architecture. In International Sympsium on Computer Architecture Power Driven Microarchitecture Workshop, pages 145--150, 1998."},{"key":"e_1_3_2_1_25_1","first-page":"375","volume-title":"Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA-6)","author":"Rixner Scott","year":"2000","unstructured":"Scott Rixner , William J. Dally , Brucek Khailany , Peter Mattson , Ujval J. Kapasi , and John D. Owens . Register organization for media processing . In Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA-6) , pages 375 -- 386 , 2000 . Scott Rixner, William J. Dally, Brucek Khailany, Peter Mattson, Ujval J. Kapasi, and John D. Owens. Register organization for media processing. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture (HPCA-6), pages 375--386, 2000."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006727"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.58"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580190"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the Workshop on Complexity Effectice Design (in conjunction with ISCA'00)","author":"Hu Zhigang","year":"2000","unstructured":"Zhigang Hu and Margaret Martonosi . Reducing register file power consumption by exploiting value lifetime characteristics . In Proceedings of the Workshop on Complexity Effectice Design (in conjunction with ISCA'00) , 2000 . Zhigang Hu and Margaret Martonosi. Reducing register file power consumption by exploiting value lifetime characteristics. In Proceedings of the Workshop on Complexity Effectice Design (in conjunction with ISCA'00), 2000."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165633"},{"key":"e_1_3_2_1_31_1","volume-title":"Version 2.0. tech. report CS-TR-1997-1342, Department of Computer Science","author":"Burger D.C.","year":"1997","unstructured":"D.C. Burger and T.M. Austin . The Simplescalar Tool Set , Version 2.0. tech. report CS-TR-1997-1342, Department of Computer Science , University of Wisconsin , Madison , 1997 . D.C. Burger and T.M. Austin. The Simplescalar Tool Set, Version 2.0. tech. report CS-TR-1997-1342, Department of Computer Science, University of Wisconsin, Madison, 1997."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/557517.846893"},{"key":"e_1_3_2_1_34_1","unstructured":"Mentor Graphics Corp. http:\/\/www.mentor.com.  Mentor Graphics Corp. http:\/\/www.mentor.com."},{"key":"e_1_3_2_1_35_1","unstructured":"Design Compiler Synopsys Inc. http:\/\/www.synopsys.com.  Design Compiler Synopsys Inc. http:\/\/www.synopsys.com."}],"event":{"name":"ESWeek '10: Sixth Embedded Systems Week","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS","IEEE CS"],"location":"Scottsdale Arizona USA","acronym":"ESWeek '10"},"container-title":["Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878921.1878957","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1878921.1878957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:09:04Z","timestamp":1750248544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878921.1878957"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":34,"alternative-id":["10.1145\/1878921.1878957","10.1145\/1878921"],"URL":"https:\/\/doi.org\/10.1145\/1878921.1878957","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}