{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:22Z","timestamp":1750307482067,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1878961.1878966","type":"proceedings-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T15:01:31Z","timestamp":1289314891000},"page":"13-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":73,"title":["Intermediate fabrics"],"prefix":"10.1145","author":[{"given":"James","family":"Coole","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380705"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016614"},{"key":"e_1_3_2_1_3_1","first-page":"41","volume-title":"01: Proceedings of IEEE Computer Society Workshop on VLSI","author":"Becker J.","year":"2001"},{"key":"e_1_3_2_1_4_1","unstructured":"V. Betz. The FPGA place and route challenge. http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html.  V. Betz. The FPGA place and route challenge. http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html."},{"key":"e_1_3_2_1_5_1","first-page":"213","volume-title":"UK: Springer-Verlag","author":"Betz V.","year":"1997"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275132"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1058426.1058873"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/93652"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"e_1_3_2_1_10_1","first-page":"110","article-title":"Optimized generation of memory structure in compiling window operations onto reconfigurable hardware","author":"Dong Y.","year":"2007","journal-title":"ARC"},{"key":"e_1_3_2_1_11_1","first-page":"126","volume-title":"UK: Springer-Verlag","author":"Ebeling C.","year":"1996"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117227"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382691"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997199"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/832285.835535"},{"key":"e_1_3_2_1_16_1","first-page":"279","volume-title":"08: Proceedings of the IEEE International SOC Conference","author":"Hammerquist M.","year":"2008"},{"key":"e_1_3_2_1_17_1","unstructured":"Impulse Accelerated Technologies Inc. Impulse CoDeveleoper. 2010. http:\/\/www.impulseaccelerated.com\/products.htm.  Impulse Accelerated Technologies Inc. Impulse CoDeveleoper. 2010. http:\/\/www.impulseaccelerated.com\/products.htm."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046207"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228392"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996819"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.12"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"S. Merchant etal \"Strategic challenges for application development productivity in reconfigurable computing \" in NAECON '08: Proceedings of the IEEE National Aerospace and Electronics Conference July 2008.  S. Merchant et al. \"Strategic challenges for application development productivity in reconfigurable computing \" in NAECON '08: Proceedings of the IEEE National Aerospace and Electronics Conference July 2008.","DOI":"10.1109\/NAECON.2008.4806548"},{"key":"e_1_3_2_1_26_1","unstructured":"Mitrionics Inc. The Mitrion Virtual Processor. 2010. http:\/\/www.mitrionics.com\/?page=mitrion-virtual-processor.  Mitrionics Inc. The Mitrion Virtual Processor. 2010. http:\/\/www.mitrionics.com\/?page=mitrion-virtual-processor."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360294"},{"key":"e_1_3_2_1_28_1","first-page":"57","article-title":"Design productivity for configurable computing,\" in ERSA '08","author":"Nelson B. E.","year":"2008","journal-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms"},{"key":"e_1_3_2_1_29_1","unstructured":"NSF Center for High-Performance Reconfigurable Computing. FPGA tool-flow studies workshop hosted by CHREC. June 2008. http:\/\/www.chrec.org\/ftsw\/.  NSF Center for High-Performance Reconfigurable Computing. FPGA tool-flow studies workshop hosted by CHREC. June 2008. http:\/\/www.chrec.org\/ftsw\/."},{"key":"e_1_3_2_1_30_1","first-page":"116","volume-title":"Springer Berlin \/ Heidelberg","author":"Sekanina L.","year":"2003"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515759"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.76"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047742"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.240"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070124"}],"event":{"name":"ESWeek '10: Sixth Embedded Systems Week","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS","IEEE CS"],"location":"Scottsdale Arizona USA","acronym":"ESWeek '10"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1878966","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1878961.1878966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:09:04Z","timestamp":1750248544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1878966"}},"subtitle":["virtual architectures for circuit portability and fast placement and routing"],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":36,"alternative-id":["10.1145\/1878961.1878966","10.1145\/1878961"],"URL":"https:\/\/doi.org\/10.1145\/1878961.1878966","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}