{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:22Z","timestamp":1750307482856,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1878961.1878978","type":"proceedings-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T15:01:31Z","timestamp":1289314891000},"page":"75-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications"],"prefix":"10.1145","author":[{"given":"Haris","family":"Javaid","sequence":"first","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Xin","family":"He","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Aleksander","family":"Ignjatovic","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"283","volume-title":"CA, USA)","author":"Kozyrakis C.","year":"2002","unstructured":"C. Kozyrakis and D. Patterson , \" Vector vs. superscalar and vliw architectures for embedded multimedia benchmarks,\" in MICRO 35: Proceedings of the 35th annual ACM\/IEEE international symposium on Microarchitecture, (Los Alamitos , CA, USA) , pp. 283 -- 293 , IEEE Computer Society Press , 2002 . C. Kozyrakis and D. Patterson, \"Vector vs. superscalar and vliw architectures for embedded multimedia benchmarks,\" in MICRO 35: Proceedings of the 35th annual ACM\/IEEE international symposium on Microarchitecture, (Los Alamitos, CA, USA), pp. 283--293, IEEE Computer Society Press, 2002."},{"key":"e_1_3_2_1_2_1","first-page":"830","volume-title":"Belgium, Belgium)","year":"2006","unstructured":"\"4g applications , architectures, design methodology and tools for mpsoc,\" in DATE '06: Proceedings of the conference on Design, automation and test in Europe, (3001 Leuven , Belgium, Belgium) , pp. 830 -- 831 , European Design and Automation Association , 2006 . \"4g applications, architectures, design methodology and tools for mpsoc,\" in DATE '06: Proceedings of the conference on Design, automation and test in Europe, (3001 Leuven, Belgium, Belgium), pp. 830--831, European Design and Automation Association, 2006."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176307"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278682"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450137"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629979"},{"key":"e_1_3_2_1_7_1","unstructured":"Tensilica \"Xtensa Customizable Processor.\" http:\/\/www.tensilica.com.  Tensilica \"Xtensa Customizable Processor.\" http:\/\/www.tensilica.com."},{"key":"e_1_3_2_1_8_1","unstructured":"Altera \"Nios Processor.\" http:\/\/www.altera.com.  Altera \"Nios Processor.\" http:\/\/www.altera.com."},{"key":"e_1_3_2_1_9_1","unstructured":"ARC \"ARC 600 and 700 Core Families.\" http:\/\/www.arc.com.  ARC \"ARC 600 and 700 Core Families.\" http:\/\/www.arc.com."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146980"},{"key":"e_1_3_2_1_11_1","volume-title":"Multicore systems-on-chip can handle embedded designs","author":"Martin G.","year":"2008","unstructured":"G. Martin and S. Leibson , \" Multicore systems-on-chip can handle embedded designs ,\" 2008 . Available at: http:\/\/www.embedded.com. G. Martin and S. Leibson, \"Multicore systems-on-chip can handle embedded designs,\" 2008. Available at: http:\/\/www.embedded.com."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881220"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2006.1598480"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1269843.1269847"},{"key":"e_1_3_2_1_15_1","first-page":"282","volume-title":"DC, USA)","author":"ICCD","year":"2002","unstructured":"\"The imagine stream processor,\" in ICCD '02 : Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), (Washington , DC, USA) , p. 282 , IEEE Computer Society , 2002 . \"The imagine stream processor,\" in ICCD '02: Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), (Washington, DC, USA), p. 282, IEEE Computer Society, 2002."},{"key":"e_1_3_2_1_16_1","first-page":"2","volume-title":"DC, USA)","author":"Taylor M. B.","year":"2004","unstructured":"M. B. Taylor , W. Lee , J. Miller , D. Wentzlaff , I. Bratt , B. Greenwald , H. Hoffmann , P. Johnson , J. Kim , J. Psota , A. Saraf , N. Shnidman , V. Strumpen , M. Frank , S. Amarasinghe , and A. Agarwal , \" Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ilp and streams,\" in ISCA '04: Proceedings of the 31st annual international symposium on Computer architecture, (Washington , DC, USA) , p. 2 , IEEE Computer Society , 2004 . M. B. Taylor, W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, \"Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ilp and streams,\" in ISCA '04: Proceedings of the 31st annual international symposium on Computer architecture, (Washington, DC, USA), p. 2, IEEE Computer Society, 2004."},{"key":"e_1_3_2_1_17_1","volume-title":"Swedish System-on-Chip Conf. (SSoCC)","author":"Wu D.","year":"2006","unstructured":"D. Wu , P. Karlstorm , J. Eilert , A. Ehlair , and D. Liu , \" Mediadsp: An application specific heterogeneous multiprocessor soc,\" in Proc . Swedish System-on-Chip Conf. (SSoCC) , 2006 . D. Wu, P. Karlstorm, J. Eilert, A. Ehlair, and D. Liu, \"Mediadsp: An application specific heterogeneous multiprocessor soc,\" in Proc. Swedish System-on-Chip Conf. (SSoCC), 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018132"},{"key":"e_1_3_2_1_19_1","first-page":"57","volume-title":"DC, USA)","author":"Kodaka T.","year":"2002","unstructured":"T. Kodaka , K. Kimura , and H. Kasahara , \" Multigrain parallel processing for jpeg encoding on a single chip multiprocessor,\" in IWIA '02: Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'02), (Washington , DC, USA) , p. 57 , IEEE Computer Society , 2002 . T. Kodaka, K. Kimura, and H. Kasahara, \"Multigrain parallel processing for jpeg encoding on a single chip multiprocessor,\" in IWIA '02: Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'02), (Washington, DC, USA), p. 57, IEEE Computer Society, 2002."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/78.388859"},{"key":"e_1_3_2_1_21_1","first-page":"361","volume-title":"Loop pipelining in hardware-software partitioning,\" in Asia and South Pacific Design Automation Conference","author":"Jeon J.","year":"1998","unstructured":"J. Jeon and K. Choi , \" Loop pipelining in hardware-software partitioning,\" in Asia and South Pacific Design Automation Conference , pp. 361 -- 366 , 1998 . J. Jeon and K. Choi, \"Loop pipelining in hardware-software partitioning,\" in Asia and South Pacific Design Automation Conference, pp. 361--366, 1998."},{"key":"e_1_3_2_1_22_1","first-page":"99","volume-title":"Proceedings., International Conference on","author":"DeSouza-Batista J.","year":"1994","unstructured":"J. DeSouza-Batista and A. Parker , \" Optimal synthesis of application specific heterogeneous pipelined multiprocessors,\" Application Specific Array Processors, 1994 . Proceedings., International Conference on , pp. 99 -- 110 , 22-24 Aug 1994 . J. DeSouza-Batista and A. Parker, \"Optimal synthesis of application specific heterogeneous pipelined multiprocessors,\" Application Specific Array Processors, 1994. Proceedings., International Conference on, pp. 99--110, 22-24 Aug 1994."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2005.219"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.805749"},{"key":"e_1_3_2_1_25_1","first-page":"317","volume-title":"NJ, USA)","author":"Tumeo A.","year":"2009","unstructured":"A. Tumeo , M. Branca , L. Camerini , M. Ceriani , M. Monchiero , G. Palermo , F. Ferrandi , and D. Sciuto , \" Prototyping pipelined applications on a heterogeneous fpga multiprocessor virtual platform,\" in ASP-DAC '09: Proceedings of the 2009 Asia and South Pacific Design Automation Conference, (Piscataway , NJ, USA) , pp. 317 -- 322 , IEEE Press , 2009 . A. Tumeo, M. Branca, L. Camerini, M. Ceriani, M. Monchiero, G. Palermo, F. Ferrandi, and D. Sciuto, \"Prototyping pipelined applications on a heterogeneous fpga multiprocessor virtual platform,\" in ASP-DAC '09: Proceedings of the 2009 Asia and South Pacific Design Automation Conference, (Piscataway, NJ, USA), pp. 317--322, IEEE Press, 2009."},{"key":"e_1_3_2_1_26_1","first-page":"8","volume-title":"CA, USA)","author":"Schwiegershausen M.","year":"1995","unstructured":"M. Schwiegershausen and P. Pirsch , \" A formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes,\" in EURO-DAC '95\/EURO-VHDL '95: Proceedings of the conference on European design automation, (Los Alamitos , CA, USA) , pp. 8 -- 13 , IEEE Computer Society Press , 1995 . M. Schwiegershausen and P. Pirsch, \"A formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes,\" in EURO-DAC '95\/EURO-VHDL '95: Proceedings of the conference on European design automation, (Los Alamitos, CA, USA), pp. 8--13, IEEE Computer Society Press, 1995."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514096"},{"key":"e_1_3_2_1_28_1","first-page":"780","volume-title":"DC, USA)","author":"Dwivedi B. K.","year":"2004","unstructured":"B. K. Dwivedi , A. Kumar , and M. Balakrishnan , \" Synthesis of application specific multiprocessor architectures for process networks,\" in VLSID '04: Proceedings of the 17th International Conference on VLSI Design, (Washington , DC, USA) , p. 780 , IEEE Computer Society , 2004 . B. K. Dwivedi, A. Kumar, and M. Balakrishnan, \"Synthesis of application specific multiprocessor architectures for process networks,\" in VLSID '04: Proceedings of the 17th International Conference on VLSI Design, (Washington, DC, USA), p. 780, IEEE Computer Society, 2004."},{"key":"e_1_3_2_1_29_1","first-page":"156","volume-title":"DC, USA)","author":"I. Karkowski and H. Corp","year":"1997","unstructured":"I. Karkowski and H. Corp oraal , \" Design of heterogenous multi-processor embedded systems: applying functional pipelining,\" in PACT '97: Proceedings of the 1997 International Conference on Parallel Architectures and Compilation Techniques, (Washington , DC, USA) , p. 156 , IEEE Computer Society , 1997 . I. Karkowski and H. Corporaal, \"Design of heterogenous multi-processor embedded systems: applying functional pipelining,\" in PACT '97: Proceedings of the 1997 International Conference on Parallel Architectures and Compilation Techniques, (Washington, DC, USA), p. 156, IEEE Computer Society, 1997."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911337"},{"key":"e_1_3_2_1_31_1","unstructured":"Tensilica \"Flix: Fast relief for performance-hungry embedded applications\". http:\/\/www.tensilica.com\/pdf\/FLIX White Paper v2.pdf 2005.  Tensilica \"Flix: Fast relief for performance-hungry embedded applications\". http:\/\/www.tensilica.com\/pdf\/FLIX White Paper v2.pdf 2005."},{"key":"e_1_3_2_1_32_1","volume-title":"http:\/\/tensilica.com\/pdf\/XPRES%201205.pdf","author":"Generated Specialized PRES","year":"2005","unstructured":"Tensilica, \"X PRES Generated Specialized Operations\". http:\/\/tensilica.com\/pdf\/XPRES%201205.pdf , 2005 . Tensilica, \"XPRES Generated Specialized Operations\". http:\/\/tensilica.com\/pdf\/XPRES%201205.pdf, 2005."},{"key":"e_1_3_2_1_33_1","volume-title":"Rapid runtime estimation methods for pipelined mpsocs,\" in DATE '10: Proceedings of the conference on Design, automation and test in Europe","author":"Javaid H.","year":"2010","unstructured":"H. Javaid , A. Janapsatya , M. S. Haque , and S. Parameswaran , \" Rapid runtime estimation methods for pipelined mpsocs,\" in DATE '10: Proceedings of the conference on Design, automation and test in Europe , 2010 . H. Javaid, A. Janapsatya, M. S. Haque, and S. Parameswaran, \"Rapid runtime estimation methods for pipelined mpsocs,\" in DATE '10: Proceedings of the conference on Design, automation and test in Europe, 2010."},{"key":"e_1_3_2_1_34_1","unstructured":"\"IBM ILOG CPLEX.\" Available at: http:\/\/www- 01.ibm.com\/software\/integration\/optimization\/cplex\/about\/.  \"IBM ILOG CPLEX.\" Available at: http:\/\/www- 01.ibm.com\/software\/integration\/optimization\/cplex\/about\/."}],"event":{"name":"ESWeek '10: Sixth Embedded Systems Week","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS","IEEE CS"],"location":"Scottsdale Arizona USA","acronym":"ESWeek '10"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1878978","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1878961.1878978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:09:04Z","timestamp":1750248544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1878978"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":34,"alternative-id":["10.1145\/1878961.1878978","10.1145\/1878961"],"URL":"https:\/\/doi.org\/10.1145\/1878961.1878978","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}