{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:53Z","timestamp":1759147433418,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1878961.1878979","type":"proceedings-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T15:01:31Z","timestamp":1289314891000},"page":"85-94","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["OE+IOE"],"prefix":"10.1145","author":[{"given":"Sudeep","family":"Pasricha","sequence":"first","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}]},{"given":"Yong","family":"Zou","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}]},{"given":"Dan","family":"Connors","sequence":"additional","affiliation":[{"name":"University of Colorado Denver, Denver, CO, USA"}]},{"given":"Howard Jay","family":"Siegel","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. SELSE","author":"Constantinescu C.","year":"2007","unstructured":"C. Constantinescu , \"Intermittent faults in VLSI circuits,\" Proc. SELSE , 2007 . C. Constantinescu, \"Intermittent faults in VLSI circuits,\" Proc. SELSE, 2007."},{"key":"e_1_3_2_1_6_1","volume-title":"Morgan Kauffman","author":"Pasricha S.","year":"2008","unstructured":"S. Pasricha and N. Dutt , On-Chip Communication Architectures , Morgan Kauffman , Apr 2008 . S. Pasricha and N. Dutt, On-Chip Communication Architectures, Morgan Kauffman, Apr 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Teraflops http:\/\/download.intel.com\/research\/platform\/ terascale\/terascale_overview_paper.pdf.  Intel Teraflops http:\/\/download.intel.com\/research\/platform\/ terascale\/terascale_overview_paper.pdf."},{"key":"e_1_3_2_1_11_1","unstructured":"Picochip PC102. http:\/\/www.picochip.com\/highlights\/pc102.  Picochip PC102. http:\/\/www.picochip.com\/highlights\/pc102."},{"key":"e_1_3_2_1_12_1","volume-title":"ISSCC","author":"Bell S.","year":"2008","unstructured":"S. Bell : A 64-core SoC with mesh interconnect,\" Proc . ISSCC , 2008 . S. Bell et al., \"TILE64 processor: A 64-core SoC with mesh interconnect,\" Proc. ISSCC, 2008."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"e_1_3_2_1_15_1","volume-title":"Error control coding: fundamentals and applications","author":"Lin S.","year":"1983","unstructured":"S. Lin and D. J. Costello , Error control coding: fundamentals and applications , Englewood Cliffs, NJ : Prentice-Hall , 1983 . S. Lin and D. J. Costello, Error control coding: fundamentals and applications, Englewood Cliffs, NJ: Prentice-Hall, 1983."},{"key":"e_1_3_2_1_16_1","first-page":"102","article-title":"Low power error resilient encoding for on-chip data buses","author":"Bertozzi D.","year":"2002","unstructured":"D. Bertozzi , L. Benini , G. De Micheli , \" Low power error resilient encoding for on-chip data buses ,\" Proc. DATE , pp. 102 -- 109 , 2002 . D. Bertozzi, L. Benini, G. De Micheli, \"Low power error resilient encoding for on-chip data buses,\" Proc. DATE, pp. 102--109, 2002.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974911"},{"key":"e_1_3_2_1_18_1","volume-title":"Morgan Kauffman","author":"Dally W.J.","year":"2004","unstructured":"W.J. Dally , B. Towles , Principles and Practices of Interconnection Networks , Morgan Kauffman , 2004 . W.J. Dally, B. Towles, Principles and Practices of Interconnection Networks, Morgan Kauffman, 2004."},{"key":"e_1_3_2_1_19_1","first-page":"13","volume-title":"MICRO","author":"Dehyadgari M.","year":"2005","unstructured":"M. Dehyadgari , M. Nickray , A. Afzali-kusha, Z. Navabi , \"Evaluation of pseudo adaptive XY routing using an object oriented model for NoC,\" Proc . MICRO , pp. 13 -- 15 , 2005 . M. Dehyadgari, M. Nickray, A. Afzali-kusha, Z. Navabi, \"Evaluation of pseudo adaptive XY routing using an object oriented model for NoC,\" Proc. MICRO, pp. 13--15, 2005."},{"key":"e_1_3_2_1_20_1","volume-title":"ASAP","author":"Zhu H.","year":"2007","unstructured":"H. Zhu , P. P. Pande , C. Grecu , \"Performance evaluation of adaptive routing algorithms for achieving fault tolerance in NoC fabrics,\" Proc . ASAP 2007 . H. Zhu, P. P. Pande, C. Grecu, \"Performance evaluation of adaptive routing algorithms for achieving fault tolerance in NoC fabrics,\" Proc. ASAP 2007."},{"key":"e_1_3_2_1_21_1","volume-title":"Proc. DATE","author":"Dumitras T.","year":"2003","unstructured":"T. Dumitras , R. Marculescu , \"On-chip stochastic communication,\" Proc. DATE , 2003 . T. Dumitras, R. Marculescu, \"On-chip stochastic communication,\" Proc. DATE, 2003."},{"key":"e_1_3_2_1_22_1","volume-title":"ISVLSI","author":"Pirretti M.","year":"2004","unstructured":"M. Pirretti , G. M. Link , R. R. Brooks , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , \"Fault tolerant algorithms for network-on-chip interconnect,\" Proc . ISVLSI , 2004 . M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, \"Fault tolerant algorithms for network-on-chip interconnect,\" Proc. ISVLSI, 2004."},{"key":"e_1_3_2_1_23_1","volume-title":"DFT","author":"Kim Y. B.","year":"2007","unstructured":"Y. B. Kim , Y.-B. Kim , \"Fault tolerant source routing for network-on-chip,\" Proc . DFT , 2007 . Y. B. Kim, Y.-B. Kim, \"Fault tolerant source routing for network-on-chip,\" Proc. DFT, 2007."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302854"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"T.Schonwald O.Bringmann W.Rosenstiel \"Region-based routing algorithm for network-on-chip architectures \" Proc. Norchip 2007.  T.Schonwald O.Bringmann W.Rosenstiel \"Region-based routing algorithm for network-on-chip architectures \" Proc. Norchip 2007.","DOI":"10.1109\/NORCHP.2007.4481043"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140384"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.506701"},{"key":"e_1_3_2_1_28_1","volume-title":"HPCA","author":"Cunningham C. M.","year":"1995","unstructured":"C. M. Cunningham , D. R. Avresky , \"Fault-tolerant adaptive routing for two-dimensional meshes,\" Proc . HPCA , 1995 . C. M. Cunningham, D. R. Avresky, \"Fault-tolerant adaptive routing for two-dimensional meshes,\" Proc. HPCA, 1995."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2009.30"},{"key":"e_1_3_2_1_31_1","volume-title":"DATE","author":"Fick D.","year":"2009","unstructured":"D. Fick , A. DeOrio , G. K. Chen , V. Bertacco , D. Sylvester , D. Blaauw , \"A highly resilient routing algorithm for fault-tolerant NoCs,\" Proc . DATE , 2009 . D. Fick, A. DeOrio, G. K. Chen, V. Bertacco, D. Sylvester, D. Blaauw, \"A highly resilient routing algorithm for fault-tolerant NoCs,\" Proc. DATE, 2009."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.392844"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"e_1_3_2_1_34_1","first-page":"278","volume-title":"IACC","author":"Rezazadeh A.","year":"2009","unstructured":"A. Rezazadeh , M. Fathy , A. Hassanzadeh , \"If-cube3 : An improved fault-tolerant routing algorithm to achieve less latency in NoCs,\" Proc . IACC , pp. 278 -- 283 , 2009 . A. Rezazadeh, M. Fathy, A. Hassanzadeh, \"If-cube3: An improved fault-tolerant routing algorithm to achieve less latency in NoCs,\" Proc. IACC, pp. 278--283, 2009."},{"key":"e_1_3_2_1_35_1","first-page":"326","article-title":"A new deadlock-free fault-tolerant routing algorithm for NoC interconnections","author":"Jovanovic S.","year":"2009","unstructured":"S. Jovanovic , C. Tanougast , S. Weber , C. Bobda , \" A new deadlock-free fault-tolerant routing algorithm for NoC interconnections ,\" Proc. FPLA , pp. 326 -- 331 , 2009 . S. Jovanovic, C. Tanougast, S. Weber, C. Bobda, \"A new deadlock-free fault-tolerant routing algorithm for NoC interconnections,\" Proc. FPLA, pp. 326--331, 2009.","journal-title":"Proc. FPLA"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVSLSI.2008.2012010"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"e_1_3_2_1_39_1","first-page":"1058","article-title":"In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem","author":"Kwon W.-C.","year":"2009","unstructured":"W.-C. Kwon , S. Yoo , J. Um , S.-W. Jeong , \" In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem ,\" Proc. DATE , pp. 1058 -- 1063 , 2009 . W.-C. Kwon, S. Yoo, J. Um, S.-W. Jeong, \"In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem,\" Proc. DATE, pp. 1058--1063, 2009.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397982"},{"key":"e_1_3_2_1_41_1","unstructured":"SystemC initiative. http:\/\/www.systemc.org.  SystemC initiative. http:\/\/www.systemc.org."},{"key":"e_1_3_2_1_42_1","unstructured":"Nirgam simulator http:\/\/nirgam.ecs.soton.ac.uk\/.  Nirgam simulator http:\/\/nirgam.ecs.soton.ac.uk\/."},{"key":"e_1_3_2_1_43_1","volume-title":"DATE","author":"Kahng A.","year":"2009","unstructured":"A. Kahng , B. Li , L.-S. Peh and K. Samadi , \" ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" Proc . DATE , 2009 . A. Kahng, B. Li, L.-S. Peh and K. Samadi, \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" Proc. DATE, 2009."}],"event":{"name":"ESWeek '10: Sixth Embedded Systems Week","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS","IEEE CS"],"location":"Scottsdale Arizona USA","acronym":"ESWeek '10"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1878979","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1878961.1878979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:09:04Z","timestamp":1750248544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1878979"}},"subtitle":["a novel turn model based fault tolerant routing scheme for networks-on-chip"],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":43,"alternative-id":["10.1145\/1878961.1878979","10.1145\/1878961"],"URL":"https:\/\/doi.org\/10.1145\/1878961.1878979","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}