{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:22Z","timestamp":1750307482288,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1878961.1879006","type":"proceedings-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T15:01:31Z","timestamp":1289314891000},"page":"247-256","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["FastFwd"],"prefix":"10.1145","author":[{"given":"Gummidipudi","family":"Krishnaiah","sequence":"first","affiliation":[{"name":"IIT Delhi, New Delhi, India"}]},{"given":"B.V.N.","family":"Silpa","sequence":"additional","affiliation":[{"name":"IIT Delhi, New Delhi, India"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"IIT Delhi, New Delhi, India"}]},{"given":"Anshul","family":"Kumar","sequence":"additional","affiliation":[{"name":"IIT Delhi, New Delhi, India"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"C-to-Silicon compiler. http:\/\/www.cadence.com.  C-to-Silicon compiler. http:\/\/www.cadence.com."},{"key":"e_1_3_2_1_2_1","unstructured":"Nirgam www.nirgam.ecs.soton.ac.uk.  Nirgam www.nirgam.ecs.soton.ac.uk."},{"key":"e_1_3_2_1_3_1","unstructured":"Noxim: NoC simulator http:\/\/noxim.sourceforge.net 2008.  Noxim: NoC simulator http:\/\/noxim.sourceforge.net 2008."},{"key":"e_1_3_2_1_4_1","unstructured":"Xilinx Virtex II Pro. http:\/\/www.xilinx.com\/univ\/xupv2p.html.  Xilinx Virtex II Pro. http:\/\/www.xilinx.com\/univ\/xupv2p.html."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620787"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1005686.1005708"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/643114.643116"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326133"},{"key":"e_1_3_2_1_10_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers , 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2003."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.322009"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"e_1_3_2_1_13_1","volume-title":"WARP","author":"Krishnaiah G.","year":"2008","unstructured":"G. Krishnaiah , P. R. Panda , A. Jagannathan , S. Subramoney , and A. Kumar . Unified modeling abstraction for fast simulation and emulation . In WARP , 2008 . G. Krishnaiah, P. R. Panda, A. Jagannathan, S. Subramoney, and A. Kumar. Unified modeling abstraction for fast simulation and emulation. In WARP, 2008."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356071"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.7"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1189756.1189758"},{"key":"e_1_3_2_1_18_1","volume-title":"Workshop on Computer Architecture Education","author":"Pai V. S.","year":"1997","unstructured":"V. S. Pai , P. Ranganathan , and S. V. Adve . RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors . In Workshop on Computer Architecture Education , 1997 . V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors. In Workshop on Computer Architecture Education, 1997."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2009.02.004"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344685"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"key":"e_1_3_2_1_22_1","volume-title":"In WARFP","author":"Schelle G.","year":"2006","unstructured":"G. Schelle and D. Grunwald . Onchip interconnect exploration for multicore processors utilizing fpgas . In In WARFP , 2006 . G. Schelle and D. Grunwald. Onchip interconnect exploration for multicore processors utilizing fpgas. In In WARFP, 2006."},{"key":"e_1_3_2_1_23_1","volume-title":"SPLASH: Stanford Parallel Applications for Shared-memory*. Stanford Technical report","author":"Singh J. P.","year":"1992","unstructured":"J. P. Singh , W. Weber , and A. Gupta . SPLASH: Stanford Parallel Applications for Shared-memory*. Stanford Technical report , 1992 . J. P. Singh, W. Weber, and A. Gupta. SPLASH: Stanford Parallel Applications for Shared-memory*. Stanford Technical report, 1992."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127957"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.18"}],"event":{"name":"ESWeek '10: Sixth Embedded Systems Week","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS","IEEE CS"],"location":"Scottsdale Arizona USA","acronym":"ESWeek '10"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1879006","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1878961.1879006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:09:04Z","timestamp":1750248544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1879006"}},"subtitle":["an efficient hardware acceleration technique for trace-driven network-on-chip simulation"],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":27,"alternative-id":["10.1145\/1878961.1879006","10.1145\/1878961"],"URL":"https:\/\/doi.org\/10.1145\/1878961.1879006","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}