{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T13:21:49Z","timestamp":1770384109419,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1878961.1879013","type":"proceedings-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T15:01:31Z","timestamp":1289314891000},"page":"297-306","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":75,"title":["System-level reliability modeling for MPSoCs"],"prefix":"10.1145","author":[{"given":"Yun","family":"Xiang","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thidapat","family":"Chantem","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert P.","family":"Dick","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X. Sharon","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"University of Colorado, Boulder, CO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"issue":"3","key":"e_1_3_2_1_2_1","first-page":"1","article-title":"Thermal performance challenges from silicon to systems","volume":"4","author":"Viswanath R.","year":"2000","unstructured":"R. Viswanath , V. Wakharkar , A. Watwe , and V. Lebonheur , \" Thermal performance challenges from silicon to systems ,\" Intel Technology J. , vol. 4 , no. 3 , pp. 1 -- 16 , Aug. 2000 . R. Viswanath, V. Wakharkar, A. Watwe, and V. Lebonheur, \"Thermal performance challenges from silicon to systems,\" Intel Technology J., vol. 4, no. 3, pp. 1--16, Aug. 2000.","journal-title":"Intel Technology J."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2006.007"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895245"},{"key":"e_1_3_2_1_5_1","first-page":"177","volume-title":"Int. Conf. Dependable Systems and Networks","author":"Srinivasan J.","year":"2004","unstructured":"J. Srinivasan , S. Adve , P. Bose , and J. Rivers , \" The impact of technology scaling on lifetime reliability,\" in Proc . Int. Conf. Dependable Systems and Networks , June 2004 , pp. 177 -- 186 . J. Srinivasan, S. Adve, P. Bose, and J. Rivers, \"The impact of technology scaling on lifetime reliability,\" in Proc. Int. Conf. Dependable Systems and Networks, June 2004, pp. 177--186."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917574"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147174"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"e_1_3_2_1_10_1","first-page":"122","article-title":"Failure mechanisms and models for semiconductor devices","year":"2003","unstructured":"\" Failure mechanisms and models for semiconductor devices ,\" Joint Electron Device Engineering Council, Tech. Rep. , Aug. 2003 , JEP 122 -B. \"Failure mechanisms and models for semiconductor devices,\" Joint Electron Device Engineering Council, Tech. Rep., Aug. 2003, JEP 122-B.","journal-title":"Joint Electron Device Engineering Council, Tech. Rep."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1736329"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2003.818148"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499353"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1377304"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.348738"},{"key":"e_1_3_2_1_17_1","first-page":"276","volume-title":"Int. Symp. Computer Architecture","author":"Srinivasan J.","year":"2004","unstructured":"J. Srinivasan , S. V. Adve , P. Bose , and J. A. Rivers , \" The case for lifetime reliability-aware microprocessors,\" in Proc . Int. Symp. Computer Architecture , June 2004 , pp. 276 -- 287 . J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, \"The case for lifetime reliability-aware microprocessors,\" in Proc. Int. Symp. Computer Architecture, June 2004, pp. 276--287."},{"key":"e_1_3_2_1_18_1","volume-title":"Mechanical Behavior of Materials","author":"Dowling N. E.","year":"2007","unstructured":"N. E. Dowling , Mechanical Behavior of Materials , 3 rd ed. Pearson\/Prentice Hall , NJ , 2007 . N. E. Dowling, Mechanical Behavior of Materials, 3rd ed. Pearson\/Prentice Hall, NJ, 2007.","edition":"3"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1111\/j.1460-2695.1993.tb00094.x"},{"key":"e_1_3_2_1_20_1","first-page":"698","volume-title":"Int. Conf. Computer-Aided Design","author":"Chopra K.","year":"2008","unstructured":"K. Chopra , C. Zhuo , D. Blaauw , and D. Sylvester , \" A statistical approach for full-chip gate-oxide reliability analysis,\" in Proc . Int. Conf. Computer-Aided Design , Nov. 2008 , pp. 698 -- 705 . K. Chopra, C. Zhuo, D. Blaauw, and D. Sylvester, \"A statistical approach for full-chip gate-oxide reliability analysis,\" in Proc. Int. Conf. Computer-Aided Design, Nov. 2008, pp. 698--705."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/0142-1123(82)90018-4"},{"key":"e_1_3_2_1_22_1","first-page":"698","volume-title":"Int. Conf. Computer-Aided Design","author":"Chopra K.","year":"2008","unstructured":"K. Chopra , C. Zhuo , D. Blaauw , and D. Sylvester , \" A statistical approach for full-chip gate-oxide reliability analysis,\" in Proc . Int. Conf. Computer-Aided Design , Nov. 2008 , pp. 698 -- 705 .. K. Chopra, C. Zhuo, D. Blaauw, and D. Sylvester, \"A statistical approach for full-chip gate-oxide reliability analysis,\" in Proc. Int. Conf. Computer-Aided Design, Nov. 2008, pp. 698--705.."},{"key":"e_1_3_2_1_23_1","unstructured":"NIST \"Assessing product reliability NIST\/SEMATECH e-handbook of statistical methods \" http:\/\/www.itl.nist.gov\/div898\/handbook\/.  NIST \"Assessing product reliability NIST\/SEMATECH e-handbook of statistical methods \" http:\/\/www.itl.nist.gov\/div898\/handbook\/."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.827679"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289925"},{"key":"e_1_3_2_1_26_1","unstructured":"\"Intel Core Duo processor and Intel Core Solo processor on 65nm process datasheet \" http:\/\/www.intel.com\/design\/mobile\/datashts\/309221.htm.  \"Intel Core Duo processor and Intel Core Solo processor on 65nm process datasheet \" http:\/\/www.intel.com\/design\/mobile\/datashts\/309221.htm."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.51"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009993"}],"event":{"name":"ESWeek '10: Sixth Embedded Systems Week","location":"Scottsdale Arizona USA","acronym":"ESWeek '10","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS","IEEE CS"]},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1879013","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1878961.1879013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:09:04Z","timestamp":1750248544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1879013"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":29,"alternative-id":["10.1145\/1878961.1879013","10.1145\/1878961"],"URL":"https:\/\/doi.org\/10.1145\/1878961.1879013","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}