{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:31:22Z","timestamp":1750307482492,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,10,24]],"date-time":"2010-10-24T00:00:00Z","timestamp":1287878400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,10,24]]},"DOI":"10.1145\/1878961.1879017","type":"proceedings-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T15:01:31Z","timestamp":1289314891000},"page":"327-328","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Unconventional fabrics, architectures, and models for future multi-core systems"],"prefix":"10.1145","author":[{"given":"Radu","family":"Marculescu","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Christof","family":"Teuscher","sequence":"additional","affiliation":[{"name":"Portland State University, Portland, OR, USA"}]},{"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[{"name":"Washington State University, Pullman, WA, USA"}]}],"member":"320","published-online":{"date-parts":[[2010,10,24]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"C. Teuscher \"Nature-inspired interconnects for emerging large-scale network-on-chip designs \" Chaos 17(2) 026106. DOI=http:\/\/dx.doi.org\/10.1063\/1.2740566    10.1063\/1.2740566\nC. Teuscher \"Nature-inspired interconnects for emerging large-scale network-on-chip designs \" Chaos 17(2) 026106. DOI=http:\/\/dx.doi.org\/10.1063\/1.2740566","key":"e_1_3_2_1_1_1","DOI":"10.1063\/1.2740566"},{"key":"e_1_3_2_1_2_1","first-page":"2785","volume-title":"Non-traditional irregular interconnects for massive scale SoC,\" Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Teuscher C.","unstructured":"C. Teuscher and A. A. Hansson , \" Non-traditional irregular interconnects for massive scale SoC,\" Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS) , pp. 2785 -- 2788 . C. Teuscher and A. A. Hansson, \"Non-traditional irregular interconnects for massive scale SoC,\" Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2785--2788."},{"issue":"4","key":"e_1_3_2_1_3_1","first-page":"39","article-title":"An assessment of random dynamical network automata for nanoelectronics","volume":"1","author":"Teuscher C.","unstructured":"C. Teuscher , N. Gulbahc and T. Rohlf , \" An assessment of random dynamical network automata for nanoelectronics ,\" International Journal of Nanotechnology and Molecular Computation , 1 ( 4 ): 39 -- 57 . C. Teuscher, N. Gulbahc and T. Rohlf, \"An assessment of random dynamical network automata for nanoelectronics,\" International Journal of Nanotechnology and Molecular Computation, 1(4):39--57.","journal-title":"International Journal of Nanotechnology and Molecular Computation"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/MM.2008.18"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/TVLSI.2006.878263"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/TC.2010.176"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1878961.1879003"}],"event":{"sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS","IEEE CS"],"acronym":"ESWeek '10","name":"ESWeek '10: Sixth Embedded Systems Week","location":"Scottsdale Arizona USA"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1879017","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1878961.1879017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:09:04Z","timestamp":1750248544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1878961.1879017"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,24]]},"references-count":7,"alternative-id":["10.1145\/1878961.1879017","10.1145\/1878961"],"URL":"https:\/\/doi.org\/10.1145\/1878961.1879017","relation":{},"subject":[],"published":{"date-parts":[[2010,10,24]]},"assertion":[{"value":"2010-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}