{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:31Z","timestamp":1750307251693,"version":"3.41.0"},"reference-count":52,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000145","name":"Division of Information and Intelligent Systems","doi-asserted-by":"publisher","award":["CCR-0306404CNS-0509245IIS-0612049"],"award-info":[{"award-number":["CCR-0306404CNS-0509245IIS-0612049"]}],"id":[{"id":"10.13039\/100000145","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CCR-0306404CNS-0509245IIS-0612049"],"award-info":[{"award-number":["CCR-0306404CNS-0509245IIS-0612049"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCR-0306404CNS-0509245IIS-0612049"],"award-info":[{"award-number":["CCR-0306404CNS-0509245IIS-0612049"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["1607"],"award-info":[{"award-number":["1607"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2010,12]]},"abstract":"<jats:p>\n            Manycore architectures designed for parallel workloads are likely to use simple, highly multithreaded, in-order cores. This maximizes throughput, but only with enough threads to keep hardware utilized. For applications or phases with more limited parallelism, we describe creating an out-of-order processor on-the-fly, by\n            <jats:italic>federating<\/jats:italic>\n            two neighboring in-order cores. We reuse the large register file in the multithreaded cores to implement some out-of-order structures and reengineer other large, associative structures into simpler lookup tables. The resulting federated core provides twice the single-thread performance of the underlying in-order core, allowing the architecture to efficiently support a wider range of parallelism.\n          <\/jats:p>","DOI":"10.1145\/1880043.1880046","type":"journal-article","created":{"date-parts":[[2011,1,4]],"date-time":"2011-01-04T13:21:46Z","timestamp":1294147306000},"page":"1-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Federation"],"prefix":"10.1145","volume":"7","author":[{"given":"Michael","family":"Boyer","sequence":"first","affiliation":[{"name":"University of Virginia, Charlottesville, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Tarjan","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,12,30]]},"reference":[{"volume-title":"Proceedings of the 2nd International Symposium on Code Generation and Optimization.","author":"Almog Y.","key":"e_1_2_1_1_1"},{"key":"e_1_2_1_2_1","unstructured":"AMD. 2007. ATI Radeon HD 2900 technology: GPU specifications. http:\/\/www.amd.com\/us\/products\/desktop\/graphics\/atiradeon-hd-2000\/hd-2900\/Pages\/atiradeon-hd-2900-specifications. aspx  AMD. 2007. ATI Radeon HD 2900 technology: GPU specifications. http:\/\/www.amd.com\/us\/products\/desktop\/graphics\/atiradeon-hd-2000\/hd-2900\/Pages\/atiradeon-hd-2900-specifications. aspx"},{"key":"e_1_2_1_3_1","unstructured":"AMD. 2008. The industry-changing impact of accelerated computing. http:\/\/sites.amd.com\/us\/Documents\/AMD_fusion_Whitepaper.pdf.  AMD. 2008. The industry-changing impact of accelerated computing. http:\/\/sites.amd.com\/us\/Documents\/AMD_fusion_Whitepaper.pdf."},{"key":"e_1_2_1_4_1","unstructured":"Asanovic K. Bodik R. Catanzaro B. C. Gebis J. J. Husbands P. Keutzer K. Patterson D. A. Plishker W. L. Shalf J. Williams S. W. and Yelick K. A. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. UCB\/EECS-2006-183 EECS Department University of California Berkeley.  Asanovic K. Bodik R. Catanzaro B. C. Gebis J. J. Husbands P. Keutzer K. Patterson D. A. Plishker W. L. Shalf J. Williams S. W. and Yelick K. A. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. UCB\/EECS-2006-183 EECS Department University of California Berkeley."},{"volume-title":"Proceedings of the 35th International Symposium on Microarchitecture.","author":"Brekelbaum E.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_7_1","unstructured":"Burger D. Austin T. M. and Bennett S. 1996. Evaluating future microprocessors: The Simple- Scalar tool set. Tech. rep. CS-TR-1996-1308 University of Wisconsin-Madison.  Burger D. Austin T. M. and Bennett S. 1996. Evaluating future microprocessors: The Simple- Scalar tool set. Tech. rep. CS-TR-1996-1308 University of Wisconsin-Madison."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"volume-title":"Proceedings of the 35th International Symposium on Microarchitecture.","author":"Butts J. A.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224439"},{"key":"e_1_2_1_11_1","unstructured":"Carmean D. 2007. Future CPU architectures: The shift from traditional models. Intel Higher Education Lecture Series.  Carmean D. 2007. Future CPU architectures: The shift from traditional models. Intel Higher Education Lecture Series."},{"volume-title":"Proceedings of the 31st International Symposium on Computer Architecture.","author":"Chou Y.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.42"},{"volume-title":"CASH: Revisiting hardware sharing in single-chip parallel processors. J. Instruction-Level Paral. 6.","year":"2004","author":"Dolbeau R.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152178"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165637"},{"key":"e_1_2_1_17_1","unstructured":"Glew A. 1998. MLP yes&excl; ILP no&excl; In ASPLOS Wild and Crazy Ideas.  Glew A. 1998. MLP yes&excl; ILP no&excl; In ASPLOS Wild and Crazy Ideas."},{"volume-title":"Proceedings of the 22nd International Conference on Computer Design.","author":"Grochowski E.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566456"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"volume-title":"Proceedings of the 54th International Solid-State Circuits Conference.","author":"Johnson T.","key":"e_1_2_1_22_1"},{"volume-title":"Proceedings of the 16th International Conference on Computer Design.","author":"Kessler R.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331733"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"volume-title":"Proceedings of the 21st International Conference on Computer Design.","author":"Kucuk G.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.12"},{"volume-title":"Proceedings of the 31st International Symposium on Computer Architecture.","author":"Kumar R.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250700"},{"volume-title":"Proceedings of the 9th International Conference on High Performance Computer Architecture.","author":"Mutlu O.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","unstructured":"NVIDIA. 2009. NVIDIA CUDA programming guides version 2.2.1. http:\/\/developer.download. nvidia.com\/compute\/cuda\/2-2\/toolkit\/docs\/NVIDIA-CUDA_Programming-Guide-2.2.1.pdf  NVIDIA. 2009. NVIDIA CUDA programming guides version 2.2.1. http:\/\/developer.download. nvidia.com\/compute\/cuda\/2-2\/toolkit\/docs\/NVIDIA-CUDA_Programming-Guide-2.2.1.pdf"},{"volume-title":"Proceedings of the 32nd International Symposium on Microarchitecture.","author":"Onder S.","key":"e_1_2_1_32_1"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8659.2007.00930.x"},{"volume-title":"Proceedings of the 29th International Symposium on Computer Architecture.","author":"Raasch S. E.","key":"e_1_2_1_34_1"},{"volume-title":"Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems.","author":"Ram\u00edrez M. A.","key":"e_1_2_1_35_1"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.48"},{"volume-title":"Proceedings of the 14th International Conference on High Performance Computer Architecture.","author":"Salverda P.","key":"e_1_2_1_37_1"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250704"},{"volume-title":"Proceedings of the Workshop on Complexity-Effective Design.","author":"Sato T.","key":"e_1_2_1_40_1"},{"volume-title":"Proceedings of the 36th International Symposium on Microarchitecture.","author":"Sethumadhavan S.","key":"e_1_2_1_41_1"},{"volume-title":"Proceedings of the 29th International Symposium on Computer Architecture.","author":"Seznec A.","key":"e_1_2_1_42_1"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.29"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.39"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.10"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.26"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391666"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491461"},{"key":"e_1_2_1_51_1","unstructured":"Tseng J. H. and Asanovic K. 2006. RingScalar: A complexity-effective out-of-order superscalar microarchitecture. Tech. rep. MIT-CSAIL-TR-2006-066 MIT CSAIL.  Tseng J. H. and Asanovic K. 2006. RingScalar: A complexity-effective out-of-order superscalar microarchitecture. Tech. rep. MIT-CSAIL-TR-2006-066 MIT CSAIL."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346182"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1880043.1880046","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1880043.1880046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:16Z","timestamp":1750243936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1880043.1880046"}},"subtitle":["Boosting per-thread performance of throughput-oriented manycore architectures"],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":52,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["10.1145\/1880043.1880046"],"URL":"https:\/\/doi.org\/10.1145\/1880043.1880046","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2010,12]]},"assertion":[{"value":"2008-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-12-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}