{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:27:25Z","timestamp":1775068045084,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TIN-2007-60625AP-2005-3776"],"award-info":[{"award-number":["TIN-2007-60625AP-2005-3776"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004965","name":"Sixth Framework Programme","doi-asserted-by":"publisher","award":["IST-004408"],"award-info":[{"award-number":["IST-004408"]}],"id":[{"id":"10.13039\/501100004965","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1882453.1882455","type":"proceedings-article","created":{"date-parts":[[2010,11,12]],"date-time":"2010-11-12T14:38:38Z","timestamp":1289572718000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Power and performance aware reconfigurable cache for CMPs"],"prefix":"10.1145","author":[{"given":"Kamil","family":"K\u0119dzierski","sequence":"first","affiliation":[{"name":"Technical University of Catalonia and Barcelona, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Spanish National Research Council and Barcelona, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Gioiosa","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Technical University of Catalonia and Barcelona, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"http:\/\/www.specbench.org\/.  http:\/\/www.specbench.org\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234523"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"e_1_3_2_1_8_1","volume-title":"Intel Developer Forum","author":"Chen Y.","year":"2006","unstructured":"Y. Chen . Hundreds of cores: Scaling to tera-scale architecture . In Intel Developer Forum , 2006 . Y. Chen. Hundreds of cores: Scaling to tera-scale architecture. In Intel Developer Forum, 2006."},{"key":"e_1_3_2_1_9_1","volume-title":"DAC","author":"Chiou D.","year":"2000","unstructured":"D. Chiou , P. Jain , S. Devadas , and L. Rudolph . Dynamic cache partitioning via columnization . In DAC , 2000 . D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. In DAC, 2000."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_11_1","volume-title":"ISCA","author":"Dhodapkar A.","year":"2002","unstructured":"A. Dhodapkar and J. Smith . Managing multiconfiguration hardware via dynamic working set analysis . In ISCA , 2002 . A. Dhodapkar and J. Smith. Managing multiconfiguration hardware via dynamic working set analysis. In ISCA, 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165645"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674326"},{"key":"e_1_3_2_1_14_1","volume-title":"ISCA","author":"Flautner K.","year":"2002","unstructured":"K. Flautner , N. S. Kim , S. Martin , D. Blaauw , and T. Mudge . Drowsy caches: Simple techniques for reducing leakage power . In ISCA , 2002 . K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: Simple techniques for reducing leakage power. In ISCA, 2002."},{"key":"e_1_3_2_1_15_1","first-page":"31","author":"Gonzalez R.","year":"1996","unstructured":"R. Gonzalez and M. Horowitz . Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits , 31 , 1996 . R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits, 31, 1996.","journal-title":"Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits"},{"key":"e_1_3_2_1_16_1","volume-title":"MICRO","author":"Hu Z.","year":"2003","unstructured":"Z. Hu , D. Brooks , V. Zyuban , and P. Bose . Microarchitecture-level power-performance simulators: Modeling, validation and impact on design. tutorial . In MICRO , 2003 . Z. Hu, D. Brooks, V. Zyuban, and P. Bose. Microarchitecture-level power-performance simulators: Modeling, validation and impact on design. tutorial. In MICRO, 2003."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996800"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_19_1","volume-title":"MICRO","author":"Kim N.","year":"2002","unstructured":"N. Kim , K. Flautner , D. Blaauw , and T. Mudge . Drowsy instruction caches. leakage power reduction using dynamic voltage scaling and cache sub-bank prediction . In MICRO , 2002 . N. Kim, K. Flautner, D. Blaauw, and T. Mudge. Drowsy instruction caches. leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In MICRO, 2002."},{"key":"e_1_3_2_1_20_1","volume-title":"HPCA","author":"Lin J.","year":"2008","unstructured":"J. Lin , Q. Lu , X. Ding , Z. Zhang , X. Zhang , and P. Sadayappan . Gaining insights into multi-core cache partitioning: Bridging the gap between simulation and real systems . In HPCA , 2008 . J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multi-core cache partitioning: Bridging the gap between simulation and real systems. In HPCA, 2008."},{"key":"e_1_3_2_1_21_1","volume-title":"ISPASS","author":"Luo K.","year":"2001","unstructured":"K. Luo , J. Gummaraju , and M. Franklin . Balancing throughput and fairness in smt processors . In ISPASS , 2001 . K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in smt processors. In ISPASS, 2001."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1786054.1786086"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.14"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_3_2_1_31_1","volume-title":"HPCA","author":"Yang S.-H.","year":"2002","unstructured":"S.-H. Yang , Michael D. Powell , B. Falsafi , and T. N. Vijaykumar . Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay . In HPCA , 2002 . S.-H. Yang, Michael D. Powell, B. Falsafi, and T. N. Vijaykumar. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. In HPCA, 2002."}],"event":{"name":"IFMT '10: Second International Forum on Next-Generation Multicore\/Manycore Technologies","location":"Saint-Malo France","acronym":"IFMT '10","sponsor":["E-JUST Egypt-Japan University of Science and Technology","CAS IBM Centers for Advanced Studies","INRIA Institut Natl de Recherche en Info et en Automatique","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the Second International Forum on Next-Generation Multicore\/Manycore Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1882453.1882455","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1882453.1882455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:34Z","timestamp":1750244374000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1882453.1882455"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":31,"alternative-id":["10.1145\/1882453.1882455","10.1145\/1882453"],"URL":"https:\/\/doi.org\/10.1145\/1882453.1882455","relation":{},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}