{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:04Z","timestamp":1750307284099,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2010,6,19]],"date-time":"2010-06-19T00:00:00Z","timestamp":1276905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2010,6,19]]},"DOI":"10.1145\/1882453.1882458","type":"proceedings-article","created":{"date-parts":[[2010,11,12]],"date-time":"2010-11-12T14:38:38Z","timestamp":1289572718000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["An adaptive cache coherence protocol for chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Abdullah","family":"Kayi","sequence":"first","affiliation":[{"name":"The George Washington University, Washington, DC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tarek","family":"El-Ghazawi","sequence":"additional","affiliation":[{"name":"The George Washington University, Washington, DC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2010,6,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"NAS Parallel Benchmarks http:\/\/www.nas.nasa.gov\/resources\/software\/npb.html.  NAS Parallel Benchmarks http:\/\/www.nas.nasa.gov\/resources\/software\/npb.html."},{"key":"e_1_3_2_1_2_1","unstructured":"NAS Parallel Benchmarks openmp version developed by omni group http:\/\/www.hpcs.cs.tsukuba.ac.jp\/omni-openmp.  NAS Parallel Benchmarks openmp version developed by omni group http:\/\/www.hpcs.cs.tsukuba.ac.jp\/omni-openmp."},{"key":"e_1_3_2_1_3_1","unstructured":"Teraflops research chip http:\/\/techresearch.intel.com\/articles\/tera-scale\/1449.htm.  Teraflops research chip http:\/\/techresearch.intel.com\/articles\/tera-scale\/1449.htm."},{"key":"e_1_3_2_1_4_1","unstructured":"Tile-gx100 a 100-core microprocessor from Tilera corporation http:\/\/www.tilera.com.  Tile-gx100 a 100-core microprocessor from Tilera corporation http:\/\/www.tilera.com."},{"key":"e_1_3_2_1_5_1","first-page":"204","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA)","author":"Abdel-Shafi H.","unstructured":"H. Abdel-Shafi , J. Hall , S. V. Adve , and V. S. Adve . An evaluation of fine-grain producer-initiated communication in cache-coherent multiprocessors . In International Symposium on High-Performance Computer Architecture (HPCA) , pages 204 --, 1997. H. Abdel-Shafi, J. Hall, S. V. Adve, and V. S. Adve. An evaluation of fine-grain producer-initiated communication in cache-coherent multiprocessors. In International Symposium on High-Performance Computer Architecture (HPCA), pages 204--, 1997."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.662032"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/762761.762762"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674321"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278668"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302747"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178046"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822636"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.301004"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.747866"},{"key":"e_1_3_2_1_16_1","first-page":"30","volume-title":"SC '08: Proceedings of the 2008 ACM\/IEEE conference on Supercomputing","author":"Cheng L.","unstructured":"L. Cheng and J. B. Carter . Extending cc-numa systems to support write update optimizations . In SC '08: Proceedings of the 2008 ACM\/IEEE conference on Supercomputing , page 30 . IEEE\/ACM, 2008. L. Cheng and J. B. Carter. Extending cc-numa systems to support write update optimizations. In SC '08: Proceedings of the 2008 ACM\/IEEE conference on Supercomputing, page 30. IEEE\/ACM, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346210"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.23"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165146"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223998"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.175"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.160"},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. of 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI), in conjunction with ISCA","author":"Ghosh D.","year":"2008","unstructured":"D. Ghosh , J. B. Carter , and H. D. III. Perceptron-based coherence predictors . In Proc. of 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI), in conjunction with ISCA 2008 . D. Ghosh, J. B. Carter, and H. D. III. Perceptron-based coherence predictors. In Proc. of 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI), in conjunction with ISCA 2008."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2007.35"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0164"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.124376"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01762111"},{"key":"e_1_3_2_1_30_1","first-page":"161","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA)","author":"Kaxiras S.","unstructured":"S. Kaxiras and J. R. Goodman . Improving cc-NUMA performance using instruction-based prediction . In International Symposium on High-Performance Computer Architecture (HPCA) , pages 161 --, 1999. S. Kaxiras and J. R. Goodman. Improving cc-NUMA performance using instruction-based prediction. In International Symposium on High-Performance Computer Architecture (HPCA), pages 161--, 1999."},{"key":"e_1_3_2_1_31_1","first-page":"156","volume-title":"International Symposium on High-Performance Computer Architecture (HPCA)","author":"Kaxiras S.","year":"2000","unstructured":"S. Kaxiras and C. Young . Coherence communication prediction in shared-memory multiprocessors . In International Symposium on High-Performance Computer Architecture (HPCA) , pages 156 -- 167 , 2000 . S. Kaxiras and C. Young. Coherence communication prediction in shared-memory multiprocessors. In International Symposium on High-Performance Computer Architecture (HPCA), pages 156--167, 2000."},{"issue":"5","key":"e_1_3_2_1_32_1","article-title":"Performance analysis and tuning for clusters with ccnuma nodes for scientific computing - a case study","volume":"24","author":"Kayi A.","year":"2009","unstructured":"A. Kayi , E. Kornkven , T. El-Ghazawi , S. Al-Bahra , and G. B. Newby . Performance analysis and tuning for clusters with ccnuma nodes for scientific computing - a case study . International Journal of Computer Systems Science and Engineering , 24 ( 5 ), September 2009 . A. Kayi, E. Kornkven, T. El-Ghazawi, S. Al-Bahra, and G. B. Newby. Performance analysis and tuning for clusters with ccnuma nodes for scientific computing - a case study. International Journal of Computer Systems Science and Engineering, 24(5), September 2009.","journal-title":"International Journal of Computer Systems Science and Engineering"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224569"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300994"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339669"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223995"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380808"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.58"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859642"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.378998"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876463"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.17"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279386"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/646423.692095"},{"key":"e_1_3_2_1_46_1","first-page":"246","volume-title":"International Conference on Parallel Processing (ICPP)","author":"Nilsson J.","unstructured":"J. Nilsson and F. Dahlgren . Improving performance of load-store sequences for transaction processing workloads on multiprocessors . In International Conference on Parallel Processing (ICPP) , pages 246 --, 1999. J. Nilsson and F. Dahlgren. Improving performance of load-store sequences for transaction processing workloads on multiprocessors. In International Conference on Parallel Processing (ICPP), pages 246--, 1999."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.5555\/846234.849255"},{"key":"e_1_3_2_1_48_1","first-page":"10","volume-title":"IPDPS '03: Proceedings of the International Parallel and Distributed Processing Symposium","author":"Nilsson J.","unstructured":"J. Nilsson , A. Landin , and P. Stenstr\u00f6m . The coherence predictor cache: A resource-efficient and accurate coherence prediction infrastructure . In IPDPS '03: Proceedings of the International Parallel and Distributed Processing Symposium , page 10 . IEEE Computer Society, 2003. J. Nilsson, A. Landin, and P. Stenstr\u00f6m. The coherence predictor cache: A resource-efficient and accurate coherence prediction infrastructure. In IPDPS '03: Proceedings of the International Parallel and Distributed Processing Symposium, page 10. IEEE Computer Society, 2003."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095418"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822638"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165147"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"}],"event":{"name":"IFMT '10: Second International Forum on Next-Generation Multicore\/Manycore Technologies","sponsor":["E-JUST Egypt-Japan University of Science and Technology","CAS IBM Centers for Advanced Studies","INRIA Institut Natl de Recherche en Info et en Automatique","ACM Association for Computing Machinery"],"location":"Saint-Malo France","acronym":"IFMT '10"},"container-title":["Proceedings of the Second International Forum on Next-Generation Multicore\/Manycore Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1882453.1882458","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1882453.1882458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:34Z","timestamp":1750244374000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1882453.1882458"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,19]]},"references-count":53,"alternative-id":["10.1145\/1882453.1882458","10.1145\/1882453"],"URL":"https:\/\/doi.org\/10.1145\/1882453.1882458","relation":{},"subject":[],"published":{"date-parts":[[2010,6,19]]},"assertion":[{"value":"2010-06-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}