{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:04Z","timestamp":1750307284674,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,10,19]],"date-time":"2009-10-19T00:00:00Z","timestamp":1255910400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCR-0538945ECCS-0725765CCF-0953398"],"award-info":[{"award-number":["CCR-0538945ECCS-0725765CCF-0953398"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000148","name":"Division of Electrical, Communications and Cyber Systems","doi-asserted-by":"publisher","award":["CCR-0538945ECCS-0725765CCF-0953398"],"award-info":[{"award-number":["CCR-0538945ECCS-0725765CCF-0953398"]}],"id":[{"id":"10.13039\/100000148","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCR-0538945ECCS-0725765CCF-0953398"],"award-info":[{"award-number":["CCR-0538945ECCS-0725765CCF-0953398"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,10,19]]},"DOI":"10.1145\/1882486.1882516","type":"proceedings-article","created":{"date-parts":[[2010,11,12]],"date-time":"2010-11-12T14:38:38Z","timestamp":1289572718000},"page":"113-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Design of a scalable nanophotonic interconnect for future multicores"],"prefix":"10.1145","author":[{"given":"Avinash","family":"Kodi","sequence":"first","affiliation":[{"name":"Ohio University, Athens, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Randy","family":"Morris","sequence":"additional","affiliation":[{"name":"Ohio University, Athens, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.11"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.77"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2014298"},{"key":"e_1_3_2_1_7_1","first-page":"21","article-title":"High speed carrier injection 18 gb\/s silicon micro-ring electro-optic modulator","volume":"2007","author":"Manipatruni S.","year":"2007","unstructured":"S. Manipatruni , Q. Xu , B. Schmidt , J. Shakya , and M. Lipson , \" High speed carrier injection 18 gb\/s silicon micro-ring electro-optic modulator ,\" in IEEE\/LEOS 2007 , 21 -- 25 Oct 2007 . S. Manipatruni, Q. Xu, B. Schmidt, J. Shakya, and M. Lipson, \"High speed carrier injection 18 gb\/s silicon micro-ring electro-optic modulator,\" in IEEE\/LEOS 2007, 21--25 Oct 2007.","journal-title":"IEEE\/LEOS"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.28"},{"volume-title":"nd-rapid: a multidimensional scalable fault-tolerant optoelectronic interconnection for highperformance computing systems,\" Journal of Optical Networking","author":"Kochar C.","key":"e_1_3_2_1_9_1","unstructured":"C. Kochar , A. Kodi , and A. Louri , \" nd-rapid: a multidimensional scalable fault-tolerant optoelectronic interconnection for highperformance computing systems,\" Journal of Optical Networking , vol. 6 , no. 5, May 2007. C. Kochar, A. Kodi, and A. Louri, \"nd-rapid: a multidimensional scalable fault-tolerant optoelectronic interconnection for highperformance computing systems,\" Journal of Optical Networking, vol. 6, no. 5, May 2007."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2003.812508"},{"key":"e_1_3_2_1_12_1","first-page":"334","volume-title":"Feburary","author":"Kromer C.","year":"2005","unstructured":"C. Kromer and et. al., \" A 100-mw 4x10gb\/s transceiver in 80-nm cmos for high-density optical interconnects,\" in 2005 IEEE International Solid State Circuits Conference, vol. 1 , Feburary 2005 , pp. 334 -- 602 . C. Kromer and et. al., \"A 100-mw 4x10gb\/s transceiver in 80-nm cmos for high-density optical interconnects,\" in 2005 IEEE International Solid State Circuits Conference, vol. 1, Feburary 2005, pp. 334--602."},{"issue":"2","key":"e_1_3_2_1_13_1","article-title":"12.5 gbit\/s carrier-injection-based silicon micro-ring silicon modulators","volume":"15","author":"Xu Q.","year":"2007","unstructured":"Q. Xu , S. Manipatruni , B. Schmidt , J. Shakya , and M. Lipson , \" 12.5 gbit\/s carrier-injection-based silicon micro-ring silicon modulators ,\" Optics Express: The International Electronic Journal of Optics , vol. 15 , no. 2 , January 2007 . Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, and M. Lipson, \"12.5 gbit\/s carrier-injection-based silicon micro-ring silicon modulators,\" Optics Express: The International Electronic Journal of Optics, vol. 15, no. 2, January 2007.","journal-title":"Optics Express: The International Electronic Journal of Optics"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.017106"},{"key":"e_1_3_2_1_15_1","volume-title":"Febuary","author":"Palermo S.","year":"2007","unstructured":"S. Palermo , A. Emami-Neyestanak , and M. Horowitz , \" A 90nm cmos 16 gb\/s transceiver for optical interconnects,\" in the Proceedings of IEEE International Solid-State Circuits Conference , Febuary 2007 . S. Palermo, A. Emami-Neyestanak, and M. Horowitz, \"A 90nm cmos 16 gb\/s transceiver for optical interconnects,\" in the Proceedings of IEEE International Solid-State Circuits Conference, Febuary 2007."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/50.754783"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2006.888923"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2004.833255"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.35"},{"volume-title":"Sherwood-Droz and et. al., \"Optical 4x4 hitless silicon router for optical networks-on-chip (noc),\" Optics Express","author":"N.","key":"e_1_3_2_1_21_1","unstructured":"N. Sherwood-Droz and et. al., \"Optical 4x4 hitless silicon router for optical networks-on-chip (noc),\" Optics Express , vol. 16 , no. 20, Sept 2007. N. Sherwood-Droz and et. al., \"Optical 4x4 hitless silicon router for optical networks-on-chip (noc),\" Optics Express, vol. 16, no. 20, Sept 2007."},{"key":"e_1_3_2_1_22_1","volume-title":"no","author":"Zhou L.","year":"2008","unstructured":"L. Zhou and et. al., \"Design and evaluation of an arbitration-free passive optical crossbar for on-chip interconnection networks,\" Applied Physics A , no . 10, Oct 2008 . L. Zhou and et. al., \"Design and evaluation of an arbitration-free passive optical crossbar for on-chip interconnection networks,\" Applied Physics A, no. 10, Oct 2008."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.14"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"e_1_3_2_1_25_1","first-page":"320","volume-title":"Cache array architecture optimization at deep submicron technologies,\" in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors","author":"Zeng A. Y.","year":"2004","unstructured":"A. Y. Zeng , K. Rose , and R. J. Gutmann , \" Cache array architecture optimization at deep submicron technologies,\" in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors , San Jose, CA, USA , October 11--13, 2004 , pp. 320 -- 325 . A. Y. Zeng, K. Rose, and R. J. Gutmann, \"Cache array architecture optimization at deep submicron technologies,\" in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, San Jose, CA, USA, October 11--13, 2004, pp. 320--325."},{"key":"e_1_3_2_1_26_1","first-page":"163","volume-title":"Feburary","author":"Grot B.","year":"2009","unstructured":"B. Grot , J. Hestness , S. W. Keckler , and O. Mutlu , \" Express cube topologies for on-chip interconnects,\" in the Proceeding of 15th Internation Symposium on High Performance Computer Architecture , Feburary 2009 , pp. 163 -- 174 . B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu, \"Express cube topologies for on-chip interconnects,\" in the Proceeding of 15th Internation Symposium on High Performance Computer Architecture, Feburary 2009, pp. 163--174."},{"key":"e_1_3_2_1_27_1","first-page":"294","volume-title":"Orion: A power-performance simulator for interconnection networks,\" in Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture","author":"Wang H. S.","year":"2002","unstructured":"H. S. Wang , X. Zhu , L. S. Peh , and S. Malik , \" Orion: A power-performance simulator for interconnection networks,\" in Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture , Istanbul, Turkey , November 18--22 2002 , pp. 294 -- 305 . H. S. Wang, X. Zhu, L. S. Peh, and S. Malik, \"Orion: A power-performance simulator for interconnection networks,\" in Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture, Istanbul, Turkey, November 18--22 2002, pp. 294--305."}],"event":{"name":"ANCS '09: Symposium on Architecture for Networking and Communications Systems","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\TCCA TC on Computer Arhitecture"],"location":"Princeton New Jersey","acronym":"ANCS '09"},"container-title":["Proceedings of the 5th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1882486.1882516","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1882486.1882516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:34Z","timestamp":1750244374000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1882486.1882516"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10,19]]},"references-count":27,"alternative-id":["10.1145\/1882486.1882516","10.1145\/1882486"],"URL":"https:\/\/doi.org\/10.1145\/1882486.1882516","relation":{},"subject":[],"published":{"date-parts":[[2009,10,19]]},"assertion":[{"value":"2009-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}