{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:14Z","timestamp":1750307294756,"version":"3.41.0"},"reference-count":24,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-08-SEGI-012"],"award-info":[{"award-number":["ANR-08-SEGI-012"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2011,1]]},"abstract":"<jats:p>This article describes a novel computing architecture organization based on nanoscale logic cells. We propose the use of a cluster of matrix arrangements of cells. In order to interconnect such fine-grained logic cells within a matrix, conventional techniques are not suitable due to a large interconnect overhead. Therefore, we propose the use of static and incomplete interconnect topologies to create matrices of cells. We also propose a method to map functions onto such architectures. We then explore the main parameters of the structure (size of matrices and interconnect topologies) and their impact on the main performance metrics (packing efficiency, speed, and fault tolerance). A cluster packing method also allows the evaluation of the number of matrices used by complex functions and the fill factor for various matrix sizes. The analyses show that this approach is particularly suited for matrices of 16 cells interconnected by modified omega networks. We can conclude that this architecture could improve the scalability of traditional FPGAs by a factor of 8.5.<\/jats:p>","DOI":"10.1145\/1899390.1899393","type":"journal-article","created":{"date-parts":[[2011,2,8]],"date-time":"2011-02-08T13:21:01Z","timestamp":1297171261000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Matrix Nanodevice-Based Logic Architectures and Associated Functional Mapping Method"],"prefix":"10.1145","volume":"7","author":[{"given":"P.-E.","family":"Gaillardon","sequence":"first","affiliation":[{"name":"CEA, LETI, Minatec Campus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Clermidy","sequence":"additional","affiliation":[{"name":"CEA, LETI, Minatec Campus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"O\u2019Connor","sequence":"additional","affiliation":[{"name":"University of Lyon"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Lyon"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Amadou","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique de Montr\u00e9al"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Nicolescu","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique de Montr\u00e9al"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,1]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ABC. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/. ABC . http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1987.1663586"},{"key":"e_1_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers New York. Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs . Kluwer Academic Publishers New York.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065820"},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Heath J. Kuekes P. J. Snider G. S. and Williams R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science 1716--1721. Heath J. Kuekes P. J. Snider G. S. and Williams R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science 1716--1721.","DOI":"10.1126\/science.280.5370.1716"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 209--211","author":"Kang C. W.","key":"e_1_2_1_7_1","unstructured":"Kang , C. W. , Inranli , A. , and Pedram , M . 2004. Technology mapping and packing for coarse-grained, antifuse based FPGAs . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 209--211 . Kang, C. W., Inranli, A., and Pedram, M. 2004. Technology mapping and packing for coarse-grained, antifuse based FPGAs. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 209--211."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-3697(97)00095-4"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.53"},{"volume-title":"Proceedings of the Symposium on VLSI Technology. 182--183","author":"Lin A.","key":"e_1_2_1_10_1","unstructured":"Lin , A. , Patil , N. , Wai , H. , Mitra , S. , and Wong , H . -S. P. 2009. A metallic-CNT-tolerant carbon nanotube technology using Asymmetrically-Correlated CNTs (ACCNT) . In Proceedings of the Symposium on VLSI Technology. 182--183 . Lin, A., Patil, N., Wai, H., Mitra, S., and Wong, H.-S. P. 2009. A metallic-CNT-tolerant carbon nanotube technology using Asymmetrically-Correlated CNTs (ACCNT). In Proceedings of the Symposium on VLSI Technology. 182--183."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"volume-title":"Proceedings of the IEEE 8th International Conference on ASIC. 690--693","author":"Liu Y.","key":"e_1_2_1_13_1","unstructured":"Liu , Y. , Jiang , X. , Sun , S. , and Wang , G . 2009. An efficient FPGA packing algorithm based on simple dual-output logic elements . In Proceedings of the IEEE 8th International Conference on ASIC. 690--693 . Liu, Y., Jiang, X., Sun, S., and Wang, G. 2009. An efficient FPGA packing algorithm based on simple dual-output logic elements. In Proceedings of the IEEE 8th International Conference on ASIC. 690--693."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907835"},{"volume-title":"Proceedings of the 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.","author":"O\u2019Connor I.","key":"e_1_2_1_15_1","unstructured":"O\u2019Connor , I. , Liu , J. , Navarro , D. , and Gaffiot , F . 2008. Dynamically reconfigurable logic gate cells and matrices using CNTFETs . In Proceedings of the 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era. O\u2019Connor, I., Liu, J., Navarro, D., and Gaffiot, F. 2008. Dynamically reconfigurable logic gate cells and matrices using CNTFETs. In Proceedings of the 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era."},{"volume-title":"Proceedings of the Symposium on VLSI Technology. 205--206","author":"Patil N.","key":"e_1_2_1_16_1","unstructured":"Patil , N. , Lin , A. , Myers , Wong, H.-S. P., and Mitra , S . 2008. Integrated wafer-scale growth and transfer of directional Carbon Nanotubes and misaligned-Carbon-Nanotube-immune logic structures . In Proceedings of the Symposium on VLSI Technology. 205--206 . Patil, N., Lin, A., Myers, Wong, H.-S. P., and Mitra, S. 2008. Integrated wafer-scale growth and transfer of directional Carbon Nanotubes and misaligned-Carbon-Nanotube-immune logic structures. In Proceedings of the Symposium on VLSI Technology. 205--206."},{"key":"e_1_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Snider G. S. and Williams R. S. 2007. Nano\/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnology 18 art. 035204. Snider G. S. and Williams R. S. 2007. Nano\/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnology 18 art. 035204.","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117221"},{"volume-title":"Proceedings of 34th Midwest Symposium on Circuits and Systems. 1015--1020","author":"Vida-Torku E. K.","key":"e_1_2_1_19_1","unstructured":"Vida-Torku , E. K. , Reohr , W. , Monzel , J. A. , and Nigh , P . 1991. Bipolar, CMOS and BiCMOS circuit technologies examined for testability . In Proceedings of 34th Midwest Symposium on Circuits and Systems. 1015--1020 . Vida-Torku, E. K., Reohr, W., Monzel, J. A., and Nigh, P. 1991. Bipolar, CMOS and BiCMOS circuit technologies examined for testability. In Proceedings of 34th Midwest Symposium on Circuits and Systems. 1015--1020."},{"key":"e_1_2_1_20_1","unstructured":"VPR. http:\/\/www.eecg.utoronto.ca\/vpr\/. VPR . http:\/\/www.eecg.utoronto.ca\/vpr\/."},{"volume-title":"Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC). 989--994","author":"Wang T.","key":"e_1_2_1_21_1","unstructured":"Wang , T. , Narayanan , P. , Leuchtenburg , M. , and Moritz , C. A . 2008. NASICs: A nanoscale fabric for nanoscale microprocessors . In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC). 989--994 . Wang, T., Narayanan, P., Leuchtenburg, M., and Moritz, C. A. 2008. NASICs: A nanoscale fabric for nanoscale microprocessors. In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC). 989--994."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675651"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.005"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1899390.1899393","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1899390.1899393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:46Z","timestamp":1750244386000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1899390.1899393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2011,1]]}},"alternative-id":["10.1145\/1899390.1899393"],"URL":"https:\/\/doi.org\/10.1145\/1899390.1899393","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2011,1]]},"assertion":[{"value":"2010-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-01-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}