{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:19Z","timestamp":1750307299096,"version":"3.41.0"},"reference-count":14,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T00:00:00Z","timestamp":1284422400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2010,9,14]]},"abstract":"<jats:p>Reconfigurable systems are known to be able to achieve higher performance than traditional microprocessor architecture for many application fields. However, in order to extract a full potential of the reconfigurable systems, programmers often have to design and describe the best suited code for their target architecture with specialized knowledge. The aim of this paper is to assist the users of reconfigurable systems by implementing a translator with a multithread model. The experimental results show our translator automatically generates efficient performance-aware code segments including DMA transfer and shift registers for memory access optimization.<\/jats:p>","DOI":"10.1145\/1926367.1926375","type":"journal-article","created":{"date-parts":[[2011,1,24]],"date-time":"2011-01-24T14:58:13Z","timestamp":1295881093000},"page":"40-45","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of a programming environment with a multithread model for reconfigurable systems"],"prefix":"10.1145","volume":"38","author":[{"given":"Keisuke","family":"Dohi","sequence":"first","affiliation":[{"name":"Nagasaki University, Nagasaki, Japan"}]},{"given":"Yuichiro","family":"Shibata","sequence":"additional","affiliation":[{"name":"Nagasaki University, Nagasaki, Japan"}]},{"given":"Tsuyoshi","family":"Hamada","sequence":"additional","affiliation":[{"name":"Nagasaki University, Nagasaki, Japan"}]},{"given":"Tomonari","family":"Masada","sequence":"additional","affiliation":[{"name":"Nagasaki University, Nagasaki, Japan"}]},{"given":"Kiyoshi","family":"Oguri","sequence":"additional","affiliation":[{"name":"Nagasaki University, Nagasaki, Japan"}]},{"given":"Duncan A.","family":"Buell","sequence":"additional","affiliation":[{"name":"University of South Caroline, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,1,14]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"COINS Compiler Infrastructre. http:\/\/coins-project.is.titech.ac.jp\/international\/index.html\/.  COINS Compiler Infrastructre. http:\/\/coins-project.is.titech.ac.jp\/international\/index.html\/."},{"key":"e_1_2_1_2_1","unstructured":"CUDA. http:\/\/www.nvidia.com\/object\/cuda_home.html.  CUDA. http:\/\/www.nvidia.com\/object\/cuda_home.html."},{"key":"e_1_2_1_3_1","unstructured":"OpenCL. http:\/\/www.khronos.org\/opencl\/.  OpenCL. http:\/\/www.khronos.org\/opencl\/."},{"key":"e_1_2_1_4_1","unstructured":"OpenMP. http:\/\/openmp.org\/wp\/.  OpenMP. http:\/\/openmp.org\/wp\/."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283880"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/795657.795813"},{"key":"e_1_2_1_7_1","volume-title":"Annual IEEE Symposium on, 0: 12","author":"Hauser J.","year":"1997","unstructured":"J. Hauser and J. Wawrzynek . Garp: a mips processor with a reconfigurable coprocessor. Field-Programmable Custom Computing Machines , Annual IEEE Symposium on, 0: 12 , 1997 . J. Hauser and J. Wawrzynek. Garp: a mips processor with a reconfigurable coprocessor. Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, 0:12, 1997."},{"key":"e_1_2_1_8_1","first-page":"327","volume-title":"Proceedings of the 10th International Symposium on Low-Power and High-Speed Chips (COOL Chips X)","author":"Mencer O.","year":"2006","unstructured":"O. Mencer . Computing with FPGAs . In Proceedings of the 10th International Symposium on Low-Power and High-Speed Chips (COOL Chips X) , pages 327 -- 343 , 2006 . O. Mencer. Computing with FPGAs. In Proceedings of the 10th International Symposium on Low-Power and High-Speed Chips (COOL Chips X), pages 327--343, 2006."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311291"},{"key":"e_1_2_1_10_1","volume-title":"Microprocessor Forum","author":"Motomura M.","year":"2002","unstructured":"M. Motomura . A dynamically reconfigurable processor architecture . Microprocessor Forum , Oct. 2002 . M. Motomura. A dynamically reconfigurable processor architecture. Microprocessor Forum, Oct. 2002."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.110"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344720"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380723"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1926367.1926375","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1926367.1926375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:51Z","timestamp":1750244391000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1926367.1926375"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,14]]},"references-count":14,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,9,14]]}},"alternative-id":["10.1145\/1926367.1926375"],"URL":"https:\/\/doi.org\/10.1145\/1926367.1926375","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2010,9,14]]},"assertion":[{"value":"2011-01-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}