{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:53:36Z","timestamp":1750308816773,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People's Republic of China","doi-asserted-by":"publisher","award":["2011CB302503","2009AA01Z126"],"award-info":[{"award-number":["2011CB302503","2009AA01Z126"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["6.08E+50"],"award-info":[{"award-number":["6.08E+50"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2011,3]]},"abstract":"<jats:p>Traditional DVFS schemes are oblivious to fine-grained adaptability resulting from path-grained timing imbalance. With the awareness of such fine-grained adaptability, better power-performance efficiency can be obtained. We propose a new scheme, MicroFix, to exploit such fine-grained adaptability. We first show the potential resulted from the path-grained timing imbalance and then present a new technique, Timing Interpolation, to reap the fine-grained adaptability for power reduction. Moreover, to eliminate the conservative margins of traditional DVFS, unlike the previous approaches such as Razor that reactively handle the delay errors (induced by aggressively scaled voltage\/frequcncy) by enabling error detection and recovery, we propose a proactive approach by error prediction, thereby obviate the high-cost recovery routines. MicroFix was evaluated based on ISCAS89 benchmarks and the floating-point unit adopted by OpenSPARC T1 processor. Compared to ideal traditional DVFS schemes, the experimental results show that for most of the evaluated circuits, MicroFix can help saving up to 20% power consumption without compromising with frequency, at the expense of less than 5% area overhead. Compared to nonideal DVFS schemes (with 10% voltage margin), the power reduction can even reach up to 38% on average.<\/jats:p>","DOI":"10.1145\/1929943.1929948","type":"journal-article","created":{"date-parts":[[2011,4,6]],"date-time":"2011-04-06T16:08:07Z","timestamp":1302106087000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["MicroFix"],"prefix":"10.1145","volume":"16","author":[{"given":"Guihai","family":"Yan","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Hui","family":"Liu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Xiaoyao","family":"Liang","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2011,4,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313885"},{"key":"e_1_2_1_3_1","unstructured":"AMD. 2000. AMD PowerNow&excl; technology dynamically manages power and performance. White Paper.  AMD. 2000. AMD PowerNow&excl; technology dynamically manages power and performance. White Paper."},{"volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA).","author":"Borch E.","key":"e_1_2_1_4_1","unstructured":"Borch , E. and Tune , E . 2002. Loose loops sink chips . In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). Borch, E. and Tune, E. 2002. Loose loops sink chips. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"volume-title":"Proceedings of the International Solid-States Circuits Conference (ISSCC). 102--103","author":"Dorsey J.","key":"e_1_2_1_7_1","unstructured":"Dorsey , J. , Searles , S. , Ciraula , M. , Johnson , S. , Bujanos , N. , Wu , D. , Braganza , M. , Meyers , S. , Fang , E. , and Kumar , R . 2007. An integrated quad-core opteron processor . In Proceedings of the International Solid-States Circuits Conference (ISSCC). 102--103 . Dorsey, J., Searles, S., Ciraula, M., Johnson, S., Bujanos, N., Wu, D., Braganza, M., Meyers, S., Fang, E., and Kumar, R. 2007. An integrated quad-core opteron processor. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 102--103."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344185"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808433"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the International Conference on Machine Learning (ICML).","author":"Elkan C.","year":"2003","unstructured":"Elkan , C. 2003 . Using the triangle inequality to accelerate K-means . In Proceedings of the International Conference on Machine Learning (ICML). Elkan, C. 2003. Using the triangle inequality to accelerate K-means. In Proceedings of the International Conference on Machine Learning (ICML)."},{"key":"e_1_2_1_11_1","volume-title":"T., Flautner, K.","author":"Ernst D.","year":"2003","unstructured":"Ernst , D. , Kim , N. , Das , S. , Pant , S. , Rao , R. , Pham , T. , Ziesler , C. , Blaauw , D. , Austin , T., Flautner, K. , and Mudge, T. 2003 . Razor : A low-power pipeline based on circuit-level timing speculation. Micro , 7--18. Ernst, D., Kim, N., Das, S., Pant, S., Rao, R., Pham, T., Ziesler, C., Blaauw, D., Austin, T., Flautner, K., and Mudge, T. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. Micro, 7--18."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"e_1_2_1_15_1","unstructured":"Intel. 2004. Enhanced Intel SpeedStep technology for the Intel Pentium M processor. White Paper.  Intel. 2004. Enhanced Intel SpeedStep technology for the Intel Pentium M processor. White Paper."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373412"},{"key":"e_1_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Jeon Y. Lee J. Lee H. Jin K. Min K. Chung J. and Park H. J. 2004. A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs. J. Solid-States Circuits. 2087--2092.  Jeon Y. Lee J. Lee H. Jin K. Min K. Chung J. and Park H. J. 2004. A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs. J. Solid-States Circuits. 2087--2092.","DOI":"10.1109\/JSSC.2004.835809"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD). 667--673","author":"Joshi V.","key":"e_1_2_1_19_1","unstructured":"Joshi , V. , Blaauw , D. , and Sylvester , D . 2007. Soft-edge flip-flops for improved timing yield: Design and optimization . In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 667--673 . Joshi, V., Blaauw, D., and Sylvester, D. 2007. Soft-edge flip-flops for improved timing yield: Design and optimization. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 667--673."},{"volume-title":"Proceedings of the International Solid-States Circuits Conference (ISSCC). 292--293","author":"Mahoney P.","key":"e_1_2_1_20_1","unstructured":"Mahoney , P. , Fetzer , E. , Doyle , B. , and Naffziger , S . 2005. Clock distribution on a dual-core, multi-threaded itanium-family processor . In Proceedings of the International Solid-States Circuits Conference (ISSCC). 292--293 , 599. Mahoney, P., Fetzer, E., Doyle, B., and Naffziger, S. 2005. Clock distribution on a dual-core, multi-threaded itanium-family processor. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 292--293, 599."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"volume-title":"Proceedings of the International Solid-States Circuits Conference (ISSCC). 350--351","author":"Minami K.","key":"e_1_2_1_22_1","unstructured":"Minami , K. , Mizuno , M. , Yamaguchi , H. , Nakano , T. , Matsushima , Y. , Sumi , Y. , Sato , T. , Yamashida , H. , and Yamashina , M . 2000. A 1 GHz portable digital delay-locked loop with infinite phase capture ranges . In Proceedings of the International Solid-States Circuits Conference (ISSCC). 350--351 , 469. Minami, K., Mizuno, M., Yamaguchi, H., Nakano, T., Matsushima, Y., Sumi, Y., Sato, T., Yamashida, H., and Yamashina, M. 2000. A 1 GHz portable digital delay-locked loop with infinite phase capture ranges. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 350--351, 469."},{"key":"e_1_2_1_23_1","volume-title":"A Design Perspective","author":"Rabaey J., A.","unstructured":"Rabaey , J., A. Chandrakasan , and B. Nikolic . 2004. Digital Integrated Circuits , A Design Perspective . 2 nd Ed. Pearson Education Asia Limited and Tsinghu University Press , Chapter 9. Rabaey, J., A.Chandrakasan, and B.Nikolic. 2004. Digital Integrated Circuits, A Design Perspective. 2nd Ed. Pearson Education Asia Limited and Tsinghu University Press, Chapter 9.","edition":"2"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"e_1_2_1_25_1","unstructured":"Sun Microsystem Inc. 2006. OpenSPARC T1 microarchitecture specification.  Sun Microsystem Inc. 2006. OpenSPARC T1 microarchitecture specification."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD). 574--580","author":"Tsai J.","key":"e_1_2_1_27_1","unstructured":"Tsai , J. , Zhang , L. , and Chen , C . 2005. Statistical timing analysis driven post-silicon-tunable clock-tree synthesis . In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 574--580 . Tsai, J., Zhang, L., and Chen, C. 2005. Statistical timing analysis driven post-silicon-tunable clock-tree synthesis. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 574--580."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"volume-title":"Proceedings of the International Solid-States Circuits Conference (ISSCC). 402--403","author":"Xanthopoulos T.","key":"e_1_2_1_29_1","unstructured":"Xanthopoulos , T. , Bailey , D. W. , Gangwar , A. K. , Gowan , M. K. , Jain , A. K. , and Prewitt , B. K . 2001. The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor . In Proceedings of the International Solid-States Circuits Conference (ISSCC). 402--403 . Xanthopoulos, T., Bailey, D. W., Gangwar, A. K., Gowan, M. K., Jain, A. K., and Prewitt, B. K. 2001. The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor. In Proceedings of the International Solid-States Circuits Conference (ISSCC). 402--403."},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference (DATE). 496--501","author":"Yan G.","key":"e_1_2_1_30_1","unstructured":"Yan , G. , Han , Y. , and Li , X . 2009a. A unified online fault detection scheme via checking of stability violation . In Proceedings of the Design, Automation and Test in Europe Conference (DATE). 496--501 . Yan, G., Han, Y., and Li, X. 2009a. A unified online fault detection scheme via checking of stability violation. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). 496--501."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594334"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1929943.1929948","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1929943.1929948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:32Z","timestamp":1750278392000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1929943.1929948"}},"subtitle":["Using timing interpolation and delay sensors for power reduction"],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2011,3]]}},"alternative-id":["10.1145\/1929943.1929948"],"URL":"https:\/\/doi.org\/10.1145\/1929943.1929948","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2011,3]]},"assertion":[{"value":"2010-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-04-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}