{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:41Z","timestamp":1750307261943,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,1,23]],"date-time":"2011-01-23T00:00:00Z","timestamp":1295740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,1,23]]},"DOI":"10.1145\/1930037.1930042","type":"proceedings-article","created":{"date-parts":[[2011,1,24]],"date-time":"2011-01-24T14:58:22Z","timestamp":1295881102000},"page":"15-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Process scheduling for future multicore processors"],"prefix":"10.1145","author":[{"given":"Thomas Canhao","family":"Xu","sequence":"first","affiliation":[{"name":"Turku Center for Computer Science (TUCS), Turku, Finland"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[{"name":"University of Turku, Turku, Finland"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"University of Turku, Turku, Finland"}]}],"member":"320","published-online":{"date-parts":[[2011,1,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00162341"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.02.002"},{"key":"e_1_3_2_1_5_1","unstructured":"T. Corporation August 2010. http:\/\/www.tilera.com.  T. Corporation August 2010. http:\/\/www.tilera.com."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.661071"},{"key":"e_1_3_2_1_7_1","first-page":"10234","volume-title":"DATE '04","author":"Hu J.","year":"2004","unstructured":"J. Hu and R. Marculescu . Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints . In DATE '04 , page 10234 , Washington, DC, USA , 2004 . IEEE Computer Society. J. Hu and R. Marculescu. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In DATE '04, page 10234, Washington, DC, USA, 2004. IEEE Computer Society."},{"volume-title":"May","year":"2010","key":"e_1_3_2_1_8_1","unstructured":"Intel. Single-chip cloud computer , May 2010 . http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1826.htm. Intel. Single-chip cloud computer, May 2010. http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1826.htm."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_10_1","first-page":"180","volume-title":"DSD, 2003","author":"Lei T.","year":"2003","unstructured":"T. Lei and S. Kumar . A two-step genetic algorithm for mapping task graphs to a network on chip architecture . In DSD, 2003 , pages 180 -- 187 , sep. 2003 . T. Lei and S. Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In DSD, 2003, pages 180--187, sep. 2003."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/98457.98761"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_13_1","volume-title":"Core i7 memory scaling: From ddr3-800 to ddr3-1600","author":"Schmid P.","year":"2009","unstructured":"P. Schmid and A. Roos . Core i7 memory scaling: From ddr3-800 to ddr3-1600 , 2009 . Tom's Hardware . P. Schmid and A. Roos. Core i7 memory scaling: From ddr3-800 to ddr3-1600, 2009. Tom's Hardware."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.473519"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195547"},{"key":"e_1_3_2_1_16_1","first-page":"69","volume-title":"23th ARCS","author":"Xu T. C.","year":"2010","unstructured":"T. C. Xu , A. W. Yin , P. Liljeberg , and H. Tenhunen . Operating system processor scheduler design for future chip multiprocessor . In 23th ARCS , pages 69 -- 76 , Berlin-Offenbach, Germany , 2010 . VDE Verlag GMBH. T. C. Xu, A. W. Yin, P. Liljeberg, and H. Tenhunen. Operating system processor scheduler design for future chip multiprocessor. In 23th ARCS, pages 69--76, Berlin-Offenbach, Germany, 2010. VDE Verlag GMBH."}],"event":{"name":"INA-OCMC '11: On-Chip, Multi-Chip","acronym":"INA-OCMC '11","location":"Heraklion Greece"},"container-title":["Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1930037.1930042","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1930037.1930042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:38Z","timestamp":1750243958000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1930037.1930042"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1,23]]},"references-count":16,"alternative-id":["10.1145\/1930037.1930042","10.1145\/1930037"],"URL":"https:\/\/doi.org\/10.1145\/1930037.1930042","relation":{},"subject":[],"published":{"date-parts":[[2011,1,23]]},"assertion":[{"value":"2011-01-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}