{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:27:55Z","timestamp":1779380875738,"version":"3.53.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,1,23]],"date-time":"2011-01-23T00:00:00Z","timestamp":1295740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["FP7-ICT-214364"],"award-info":[{"award-number":["FP7-ICT-214364"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,1,23]]},"DOI":"10.1145\/1930037.1930045","type":"proceedings-article","created":{"date-parts":[[2011,1,24]],"date-time":"2011-01-24T14:58:22Z","timestamp":1295881102000},"page":"27-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Mesochronous NoC technology for power-efficient GALS MPSoCs"],"prefix":"10.1145","author":[{"given":"Daniele","family":"Ludovici","sequence":"first","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessandro","family":"Strano","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgi N.","family":"Gaydadjiev","sequence":"additional","affiliation":[{"name":"Delft University of Technology, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"University of Ferrara, Ferrara, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2011,1,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785485"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871091"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645222"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071473"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642098"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.15"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.48"},{"key":"e_1_3_2_1_9_1","volume-title":"1st International Conference on Nano-Networks (NANO-NET 2006)\", Proc of NANO-NET","author":"Mangano D.","year":"2006","unstructured":"D. Mangano , R. Locatelli , A. Scandurra , C. Pistritto , M. Coppola , L. Fanucci , F. Vitullo , D. Zandri , \"Skew Insensitive Physical Links for Network on Chip , 1st International Conference on Nano-Networks (NANO-NET 2006)\", Proc of NANO-NET , 2006 . D. Mangano, R. Locatelli, A. Scandurra, C. Pistritto, M. Coppola, L. Fanucci, F. Vitullo, D. Zandri, \"Skew Insensitive Physical Links for Network on Chip, 1st International Conference on Nano-Networks (NANO-NET 2006)\", Proc of NANO-NET, 2006."},{"key":"e_1_3_2_1_10_1","first-page":"139","volume-title":"Proc. of NOCS","author":"Panades I. M.","year":"2008","unstructured":"I. M. Panades , F. Clermidy , P. Vivet , A. Greiner , \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture \", Proc. of NOCS , pp. 139 -- 148 , 2008 . I. M. Panades, F. Clermidy, P. Vivet, A. Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", Proc. of NOCS, pp. 139--148, 2008."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.78"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.200"},{"key":"e_1_3_2_1_14_1","first-page":"278","volume-title":"ISSCC'2010","author":"Clermidy F.","year":"2010","unstructured":"F. Clermidy , C. Bernard , R. Lemaire , J. Martin , I. Miro-Panades , Y. Thonnart , P. Vivet , N. Wehn , \" A 477mW NoC-based Digital Baseband for MIMO 4G SDR\" , ISSCC'2010 , pp. 278 -- 279 , 2010 . F. Clermidy, C. Bernard, R. Lemaire, J. Martin, I. Miro-Panades, Y. Thonnart, P. Vivet, N. Wehn, \"A 477mW NoC-based Digital Baseband for MIMO 4G SDR\", ISSCC'2010, pp. 278--279, 2010."},{"key":"e_1_3_2_1_15_1","first-page":"33","volume-title":"Proc. of DATE","author":"Thonnart Y.","year":"2010","unstructured":"Y. Thonnart , P. Vivet , F. Clermidy , \" A Fully-Asynchronous Low-Power Framework for GALS NoC Integration\" , Proc. of DATE , pp. 33 -- 38 , 2010 . Y. Thonnart, P. Vivet, F. Clermidy, \"A Fully-Asynchronous Low-Power Framework for GALS NoC Integration\", Proc. of DATE, pp. 33--38, 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"e_1_3_2_1_18_1","first-page":"1266","volume-title":"Proc. of DATE","author":"Flamand E.","year":"2009","unstructured":"E. Flamand , \"Strategic Directions Towards Multicore Application Specific Computing\" , Proc. of DATE , pp. 1266 , 2009 . E. Flamand, \"Strategic Directions Towards Multicore Application Specific Computing\", Proc. of DATE, pp. 1266, 2009."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629940"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.11"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"}],"event":{"name":"INA-OCMC '11: On-Chip, Multi-Chip","location":"Heraklion Greece","acronym":"INA-OCMC '11"},"container-title":["Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1930037.1930045","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1930037.1930045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:38Z","timestamp":1750243958000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1930037.1930045"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1,23]]},"references-count":21,"alternative-id":["10.1145\/1930037.1930045","10.1145\/1930037"],"URL":"https:\/\/doi.org\/10.1145\/1930037.1930045","relation":{},"subject":[],"published":{"date-parts":[[2011,1,23]]},"assertion":[{"value":"2011-01-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}