{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:01Z","timestamp":1750307281538,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,1,24]],"date-time":"2011-01-24T00:00:00Z","timestamp":1295827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003176","name":"Ministerio de Educaci\u00f3n, Cultura y Deporte","doi-asserted-by":"publisher","award":["TIN2007-60625"],"award-info":[{"award-number":["TIN2007-60625"]}],"id":[{"id":"10.13039\/501100003176","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["Beatriu Pin\u00f3s 2009 BP-B 00260"],"award-info":[{"award-number":["Beatriu Pin\u00f3s 2009 BP-B 00260"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["Juan de la Cierva JCI-2009-05455"],"award-info":[{"award-number":["Juan de la Cierva JCI-2009-05455"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,1,24]]},"DOI":"10.1145\/1944862.1944878","type":"proceedings-article","created":{"date-parts":[[2011,2,22]],"date-time":"2011-02-22T13:07:41Z","timestamp":1298380061000},"page":"97-106","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["RVC"],"prefix":"10.1145","author":[{"given":"Jaume","family":"Abella","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC-CNS)"}]},{"given":"Eduardo","family":"Qui\u00f1ones","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC-CNS)"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Instituto de Investigaci\u00f3n en Inteligencia Artificial (IIIA-CSIC)"}]},{"given":"Yanos","family":"Sazeides","sequence":"additional","affiliation":[{"name":"University of Cyprus (UCY)"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya (UPC)"}]}],"member":"320","published-online":{"date-parts":[[2011,1,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"e_1_3_2_1_2_1","volume-title":"DATE","author":"Abella J.","year":"2010","unstructured":"J. Abella The split register file . In DATE , 2010 . J. Abella et al. The split register file. In DATE, 2010."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009721"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771807"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051772"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.10"},{"key":"e_1_3_2_1_9_1","volume-title":"IEDM","author":"Ishida M.","year":"1998","unstructured":"M. Ishida A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18 μm generation and desirable for ultra high speed operation . In IEDM , 1998 . M. Ishida et al. A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18 μm generation and desirable for ultra high speed operation. In IEDM, 1998."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.12"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543757"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452017"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"key":"e_1_3_2_1_16_1","unstructured":"MERASA. Multi-core execution of hard-real-time applications supporting analysability. In FP7 project. http:\/\/www.merasa.org 2007--2010.  MERASA. Multi-core execution of hard-real-time applications supporting analysability. In FP7 project . http:\/\/www.merasa.org 2007--2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2008.4577696"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.210168"},{"key":"e_1_3_2_1_21_1","volume-title":"WCET","author":"Reineke J.","year":"2006","unstructured":"J. Reineke A definition and classification of timing anomalies . In WCET , 2006 . J. Reineke et al. A definition and classification of timing anomalies. In WCET, 2006."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.83"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.21141"},{"key":"e_1_3_2_1_24_1","unstructured":"SPEC. Standard Performance Evaluation Corporation. SPEC CPU benchmark suite. http:\/\/specbench.org\/osg\/cpu2000 2000.  SPEC. Standard Performance Evaluation Corporation. SPEC CPU benchmark suite . http:\/\/specbench.org\/osg\/cpu2000 2000."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.122"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2008.6"}],"event":{"name":"HIPEAC '11: International Conference on High-Performance and Embedded Architectures and Compilers","sponsor":["HiPEAC HiPEAC Network of Excellence","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Heraklion Greece","acronym":"HIPEAC '11"},"container-title":["Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1944862.1944878","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1944862.1944878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:31Z","timestamp":1750244371000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1944862.1944878"}},"subtitle":["a mechanism for time-analyzable real-time processors with faulty caches"],"short-title":[],"issued":{"date-parts":[[2011,1,24]]},"references-count":26,"alternative-id":["10.1145\/1944862.1944878","10.1145\/1944862"],"URL":"https:\/\/doi.org\/10.1145\/1944862.1944878","relation":{},"subject":[],"published":{"date-parts":[[2011,1,24]]},"assertion":[{"value":"2011-01-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}