{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:41Z","timestamp":1772725661372,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,1,24]],"date-time":"2011-01-24T00:00:00Z","timestamp":1295827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,1,24]]},"DOI":"10.1145\/1944862.1944887","type":"proceedings-article","created":{"date-parts":[[2011,2,22]],"date-time":"2011-02-22T13:07:41Z","timestamp":1298380061000},"page":"167-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Directly characterizing cross core interference through contention synthesis"],"prefix":"10.1145","author":[{"given":"Jason","family":"Mars","sequence":"first","affiliation":[{"name":"University of Virginia"}]},{"given":"Lingjia","family":"Tang","sequence":"additional","affiliation":[{"name":"University of Virginia"}]},{"given":"Mary Lou","family":"Soffa","sequence":"additional","affiliation":[{"name":"University of Virginia"}]}],"member":"320","published-online":{"date-parts":[[2011,1,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1413370.1413410"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_3_1","volume-title":"OSDI '06: Proceedings of the 7th symposium on Operating systems design and implementation","author":"Chang F.","year":"2006"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353522.1353531"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1646353.1646371"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299108"},{"key":"e_1_3_2_1_8_1","unstructured":"Intel Corporation. IA-32 Application Developer's Architecture Guide. Intel Corporation Santa Clara CA USA 2009.  Intel Corporation. IA-32 Application Developer's Architecture Guide . Intel Corporation Santa Clara CA USA 2009."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050168"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454146"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"e_1_3_2_1_14_1","volume-title":"The New York Times","author":"Lohr S.","year":"2008"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.24"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1791194.1791197"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772991"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755930"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755947"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771796"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_3_2_1_26_1","first-page":"315","volume-title":"CGO '04: Proceedings of the international symposium on Code generation and optimization","author":"Wu Q.","year":"2004"},{"key":"e_1_3_2_1_27_1","volume-title":"Dynamic Classification of Program Memory Behaviors in CMPs. In The 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects","author":"Xie Y.","year":"2008"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299060"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"}],"event":{"name":"HIPEAC '11: International Conference on High-Performance and Embedded Architectures and Compilers","location":"Heraklion Greece","acronym":"HIPEAC '11","sponsor":["HiPEAC HiPEAC Network of Excellence","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1944862.1944887","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1944862.1944887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:31Z","timestamp":1750244371000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1944862.1944887"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1,24]]},"references-count":29,"alternative-id":["10.1145\/1944862.1944887","10.1145\/1944862"],"URL":"https:\/\/doi.org\/10.1145\/1944862.1944887","relation":{},"subject":[],"published":{"date-parts":[[2011,1,24]]},"assertion":[{"value":"2011-01-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}