{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:01Z","timestamp":1750307281777,"version":"3.41.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2011,2,18]],"date-time":"2011-02-18T00:00:00Z","timestamp":1297987200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2011,2,18]]},"abstract":"<jats:p>Trends indicate a rapid increase in the number of cores on chip, exhibiting various types of performance and functional asymmetries present in hardware to gain scalability with balanced power vs. performance requirements. This poses new challenges in platform resource management, which are further exacerbated by the need for runtime power budgeting and by the increased dynamics in workload behavior observed in consolidated datacenter and cloudcomputing systems. This paper considers the implications of these challenges for the virtualization layer of abstraction, which is the base layer for resource management in such heterogeneous multicore platforms. Specifically, while existing and upcoming management methods routinely leverage system-level information available to the hypervisor about current and global platform state, we argue that for future systems there will be an increased necessity for additional information about applications and their needs. This 'end-to-end' argument leads us to propose 'performance points' as a general interface between the virtualization system and higher layers like the guest operating systems that run application workloads. Building on concrete examples from past work on APIs with which applications can inform systems of phase or workload changes and conversely, with which systems can indicate to applications desired changes in power consumption, performance points are shown to be an effective way to better exploit asymmetries and gain the power\/performance improvements promised by heterogeneous multicore systems.<\/jats:p>","DOI":"10.1145\/1945023.1945026","type":"journal-article","created":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T20:14:26Z","timestamp":1299010466000},"page":"3-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Attaining system performance points"],"prefix":"10.1145","volume":"45","author":[{"given":"Vishakha","family":"Gupta","sequence":"first","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}]},{"given":"Rob","family":"Knauerhase","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}]},{"given":"Karsten","family":"Schwan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,2,18]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_2_1_2_1","unstructured":"D. Chisnall. The Definitive Guide to the Xen Hypervisor. Prentice Hall Open Source Software Development Series 1st edition 2008.   D. Chisnall. The Definitive Guide to the Xen Hypervisor. Prentice Hall Open Source Software Development Series 1st edition 2008."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/323647.323645"},{"key":"e_1_2_1_4_1","unstructured":"DARPA. Ubiquitous high performance computing. https:\/\/www.fbo.gov\/utils\/view?id=914fa5f0a69d7bedce157d916cc97b6e 2010.  DARPA. Ubiquitous high performance computing. https:\/\/www.fbo.gov\/utils\/view?id=914fa5f0a69d7bedce157d916cc97b6e 2010."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1383422.1383447"},{"key":"e_1_2_1_7_1","first-page":"4","article-title":"Speculative execution on Multi-GPU systems. In IPDPS","author":"Diamos G.","year":"2010","journal-title":"Atlanta, USA"},{"volume-title":"Dover Publications","year":"2009","author":"Doyle J. C.","key":"e_1_2_1_8_1"},{"volume-title":"SAAHPC","year":"2010","author":"Du P.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","first-page":"1","volume-title":"Intel Technology Journal","author":"Dubey P.","year":"2005"},{"volume-title":"OSDI","year":"1999","author":"Gamsa B.","key":"e_1_2_1_11_1"},{"volume-title":"PMEA","year":"2009","author":"Guevara M.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519138.1519141"},{"key":"e_1_2_1_15_1","unstructured":"Intel Corporation. Enabling consistent platform-level services for tightly coupled accelerators. http:\/\/tinyurl.com\/cler3n.  Intel Corporation. Enabling consistent platform-level services for tightly coupled accelerators. http:\/\/tinyurl.com\/cler3n."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735997.1736011"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306801"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807135"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519077"},{"key":"e_1_2_1_22_1","unstructured":"T. Kubaska. Scc platform overview. http:\/\/communities.intel.com\/docs\/DOC-5512.  T. Kubaska. Scc platform overview. http:\/\/communities.intel.com\/docs\/DOC-5512."},{"volume-title":"ISCA","year":"2004","author":"Kumar R.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555228.1555262"},{"volume-title":"MMCS","year":"2008","author":"Kumar S.","key":"e_1_2_1_25_1"},{"volume-title":"IPDPS","year":"2010","author":"Lange J.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","unstructured":"J. Levon. Oprofile manual. http:\/\/oprofile.sourceforge.net\/doc\/index.html 2000.  J. Levon. Oprofile manual. http:\/\/oprofile.sourceforge.net\/doc\/index.html 2000."},{"volume-title":"WIOSCA","year":"2008","author":"Li T.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1103900.1103933"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669121"},{"key":"e_1_2_1_31_1","unstructured":"E. Marcial. The ice financial application. https:\/\/www.theice.com\/homepage.jhtml August 2010. Private Communication.  E. Marcial. The ice financial application. https:\/\/www.theice.com\/homepage.jhtml August 2010. Private Communication."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1294261.1294287"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629597"},{"key":"e_1_2_1_34_1","unstructured":"NVIDIA. Nvidia cuda compute unified device architecture - programming guide. http:\/\/tinyurl.com\/cx3tl3 June 2007.  NVIDIA. Nvidia cuda compute unified device architecture - programming guide. http:\/\/tinyurl.com\/cx3tl3 June 2007."},{"key":"e_1_2_1_35_1","unstructured":"NVIDIA. Nvidia tesla c870. http:\/\/www.nvidia.com\/object\/tesla_c870.html Dec. 2007.  NVIDIA. Nvidia tesla c870. http:\/\/www.nvidia.com\/object\/tesla_c870.html Dec. 2007."},{"key":"e_1_2_1_36_1","unstructured":"OW2 Consortium. Rubis: Rice university bidding system. http:\/\/rubis.ow2.org\/index.html.  OW2 Consortium. Rubis: Rice university bidding system. http:\/\/rubis.ow2.org\/index.html."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2010.11"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2010.5713191"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2005.39"},{"key":"e_1_2_1_40_1","unstructured":"J. Reinders. Intel Threading Building Blocks: Outfitting C++ for Multi-core Processor Parallelism. O'Reilley 1 edition July 2007.   J. Reinders. Intel Threading Building Blocks: Outfitting C++ for Multi-core Processor Parallelism. O'Reilley 1 edition July 2007."},{"key":"e_1_2_1_41_1","unstructured":"I. N. Release. Intel unveils new product plans for high-performance computing. http:\/\/www.intel.com\/pressroom\/archive\/releases\/2010\/20100531comp.htm.  I. N. Release. Intel unveils new product plans for high-performance computing. http:\/\/www.intel.com\/pressroom\/archive\/releases\/2010\/20100531comp.htm."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/827269.828991"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755929"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/357401.357402"},{"volume-title":"Workshop on I\/O Virtualization","year":"2008","author":"Santos J. R.","key":"e_1_2_1_45_1"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360612.1360617"},{"key":"e_1_2_1_47_1","unstructured":"A. L. Shimpi. Intel's sandy bridge architecture exposed. http:\/\/www.anandtech.com\/show\/3922\/intels-sandy-bridge-architecture-exposed.  A. L. Shimpi. Intel's sandy bridge architecture exposed. http:\/\/www.anandtech.com\/show\/3922\/intels-sandy-bridge-architecture-exposed."},{"volume-title":"Workshop on New Horizons in Compilers","year":"2007","author":"Sreeram J.","key":"e_1_2_1_48_1"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24322-6_27"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851476.1851479"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/166962.167038"},{"key":"e_1_2_1_52_1","first-page":"4","volume-title":"VM","author":"Uhlig V.","year":"2004"},{"volume-title":"Inc.","year":"2010","author":"Velte A.","key":"e_1_2_1_53_1"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060307"}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1945023.1945026","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1945023.1945026","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:31Z","timestamp":1750244371000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1945023.1945026"}},"subtitle":["revisiting the end-to-end argument in system design for heterogeneous many-core systems"],"short-title":[],"issued":{"date-parts":[[2011,2,18]]},"references-count":53,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2011,2,18]]}},"alternative-id":["10.1145\/1945023.1945026"],"URL":"https:\/\/doi.org\/10.1145\/1945023.1945026","relation":{},"ISSN":["0163-5980"],"issn-type":[{"type":"print","value":"0163-5980"}],"subject":[],"published":{"date-parts":[[2011,2,18]]},"assertion":[{"value":"2011-02-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}