{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T21:10:38Z","timestamp":1779311438592,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,2,12]],"date-time":"2011-02-12T00:00:00Z","timestamp":1297468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,2,12]]},"DOI":"10.1145\/1947940.1948020","type":"proceedings-article","created":{"date-parts":[[2011,3,4]],"date-time":"2011-03-04T08:14:52Z","timestamp":1299226492000},"page":"383-386","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A hierarchical design of high performance 8x8 bit multiplier based on Vedic mathematics"],"prefix":"10.1145","author":[{"given":"Sumit R.","family":"Vaidya","sequence":"first","affiliation":[{"name":"S.D. College of Engineering, Wardha, Maharashtra, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak R.","family":"Dandekar","sequence":"additional","affiliation":[{"name":"B.D. College of Engineering, Wardha, Maharashtra, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,2,12]]},"reference":[{"issue":"12","key":"e_1_3_2_1_1_1","first-page":"661","article-title":"Pipelined Carry look-ahead adder design","volume":"22","year":"1996","unstructured":"Crawley, D., and Amaratunga, G.: \"Pipelined Carry look-ahead adder design\", Electron. Let., 1996, 22, (12), pp. 661--662.","journal-title":"Electron. Let."},{"key":"e_1_3_2_1_2_1","unstructured":"Himanshu Thapliyal and M. B. Srinivas:\" High Speed Efficient NXN Bit Parallel Hierarchical Overlay Multiplier Architecture Based On Ancient Indian Vedic Mathematics\" Transaction on Engineering computing and technology V2 Dec-2004 ISSN 1305 5313"},{"key":"e_1_3_2_1_3_1","volume-title":"International Conference on Intelligent and Advance System-2007","unstructured":"\"Low power and high speed 8x8 bit Multiplier Using Non-clocked Pass Transistor Logic\" C. Senthilpari, Ajay Kumar Singh and K. Diwakar, International Conference on Intelligent and Advance System-2007"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","unstructured":"Kiat-seng Yeo and Kaushik Roy \"Low- voltage low power VLSI sub system\" Mc Graw-Hill Publication.","DOI":"10.5555\/1593731"},{"issue":"3","key":"e_1_3_2_1_5_1","first-page":"220","article-title":"Application of Dynamic Pass Transistor Logic to 8-Bit Multiplier","volume":"38","author":"Lee Jong Duk","year":"2001","unstructured":"Jong Duk Lee, Yong Jin Yoony, Kyong Hwa Leez and Byung-Gook Park \"Application of Dynamic Pass Transistor Logic to 8-Bit Multiplier\" Journal of the Korean Physical Society, Vol. 38, No. 3, pp. 220--223, March 2001","journal-title":"Journal of the Korean Physical Society"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.792613"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810788"},{"key":"e_1_3_2_1_8_1","volume-title":"ICGST-PDCS","author":"High Performance Low Power","year":"2008","unstructured":"\"Low Power High Performance Multiplier\" C. N. Marimuthu and P. Thangaraj, ICGST-PDCS, Volume 8, Issue 1, December 2008"},{"issue":"4","key":"e_1_3_2_1_9_1","first-page":"341","article-title":"A New Low Power 32x32-bit Multiplier","volume":"2","year":"2007","unstructured":"\"A New Low Power 32x32-bit Multiplier\" Pouya Asadi and Keivan Navi, World Applied Science Journal 2(4):341--347, 2007 ISSN 1818--4952.","journal-title":"Pouya Asadi and Keivan Navi, World Applied Science Journal"},{"key":"e_1_3_2_1_10_1","first-page":"123","volume-title":"IEEE Int. SOC Conference","author":"Aware Scalable Pipelined Booth H. Lee","year":"2004","unstructured":"H. Lee \"A Power--Aware Scalable Pipelined Booth Multiplier\" IEEE Int. SOC Conference pp. 123--126, 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764871"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/550534"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/275814"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICETET.2008.25"},{"key":"e_1_3_2_1_15_1","unstructured":"\"A Reduced-Bit Multiplication Algorithm for Digital Arithmetic\" Harpreet Singh Dhilon and Abhijit Mitra International Journal of Computational and Mathematical Sciences 2; 2 \u00a9 www.waset.org Spring 2008"},{"key":"e_1_3_2_1_16_1","volume-title":"ISSC","author":"Discrete Wavelet Transform Using Lifting Scheme","year":"2008","unstructured":"\"Lifting Scheme Discrete Wavelet Transform Using Vertical and Crosswise Multipliers\" Anthony O'Brien and Richard Conway, ISSC 2008, Galway, June 18--19"},{"key":"e_1_3_2_1_17_1","first-page":"72","volume-title":"Int. Conf. Algo. Math. Comp. Sc.","author":"Thapliyal H.","year":"2005","unstructured":"H. Thapliyal and M. B. Shriniwas and H. R. Arbania, \"Design and Analysis of a VLSI Based High Performance Low Power Parallel Square Architecture\", Int. Conf. Algo. Math. Comp. Sc., Las Vegas, June 2005, pp. 72--76."},{"key":"e_1_3_2_1_18_1","unstructured":"Shamim Akhtar \"VHDL Implementation of Fast NxN Multiplier Based on Vedic Mathematics\" 1-4244-1342-7\/07 2007 IEEE"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"Anantha P. Chandrakasan Robert W. Brodersen \"Low Power Digital CMOS Design\" Kluwer Academic Publishers 1995","DOI":"10.5555\/560639"},{"key":"e_1_3_2_1_20_1","article-title":"A VLSI Design Approach For 8x8 Bit Multiplier Using Pass Transistor Logic","author":"Pokle S. B.","unstructured":"S. B. Pokle and A. T. Banmare \"A VLSI Design Approach For 8x8 Bit Multiplier Using Pass Transistor Logic.\" INTEGRATION- The VLSI Journal ISSN: 0167--9260","journal-title":"INTEGRATION- The VLSI Journal ISSN: 0167--9260"},{"key":"e_1_3_2_1_21_1","unstructured":"H. Thapliyal and H. R. Arabia \"A Novel Parallel Multiply and Accumulate (V-MAC) Architecture Based on Ancient Indian Vedic Mathematics."}],"event":{"name":"ICCCS '11: International Conference on Communication, Computing & Security","location":"Rourkela Odisha India","acronym":"ICCCS '11"},"container-title":["Proceedings of the 2011 International Conference on Communication, Computing & Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1947940.1948020","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1947940.1948020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T20:32:07Z","timestamp":1779309127000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1947940.1948020"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2,12]]},"references-count":21,"alternative-id":["10.1145\/1947940.1948020","10.1145\/1947940"],"URL":"https:\/\/doi.org\/10.1145\/1947940.1948020","relation":{},"subject":[],"published":{"date-parts":[[2011,2,12]]},"assertion":[{"value":"2011-02-12","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}