{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:25Z","timestamp":1772163985805,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T00:00:00Z","timestamp":1299283200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,3,5]]},"DOI":"10.1145\/1950365.1950373","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T10:03:11Z","timestamp":1299578591000},"page":"39-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":68,"title":["Hybrid NOrec"],"prefix":"10.1145","author":[{"given":"Luke","family":"Dalessandro","sequence":"first","affiliation":[{"name":"University of Rochester, Rochester, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fran\u00e7ois","family":"Carouge","sequence":"additional","affiliation":[{"name":"Lehigh University, Bethlehem, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sean","family":"White","sequence":"additional","affiliation":[{"name":"Lehigh University, Bethlehem, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yossi","family":"Lev","sequence":"additional","affiliation":[{"name":"Oracle Labs, Burlington, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Moir","sequence":"additional","affiliation":[{"name":"Oracle Labs, Burlington, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael L.","family":"Scott","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael F.","family":"Spear","sequence":"additional","affiliation":[{"name":"Lehigh University, Bethlehem, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,3,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Aug.","author":"Adl-Tabatabai A.-R.","year":"2009","unstructured":"A.-R. Adl-Tabatabai and T. Shpeisman (Eds.). Draft Specification of Transactional Language Constructs for C. research.sun.com\/scalable\/pubs\/C++transactional-constructs-1.0.pdf , Aug. 2009 . Version 1.0. A.-R. Adl-Tabatabai and T. Shpeisman (Eds.). Draft Specification of Transactional Language Constructs for C. research.sun.com\/scalable\/pubs\/C++transactional-constructs-1.0.pdf, Aug. 2009. Version 1.0."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133985"},{"key":"e_1_3_2_1_3_1","volume-title":"Mar.","author":"Devices Advanced Micro","year":"2009","unstructured":"Advanced Micro Devices . Advanced Synchronization Facility: Proposed Architectural Specification. Publication #45432, rev. 2.1, developer.amd.com\/assets\/45432-ASF_Spec_2.1.pdf , Mar. 2009 . Advanced Micro Devices. Advanced Synchronization Facility: Proposed Architectural Specification. Publication #45432, rev. 2.1, developer.amd.com\/assets\/45432-ASF_Spec_2.1.pdf, Mar. 2009."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250667"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.18"},{"key":"e_1_3_2_1_7_1","volume-title":"STAMP: Stanford Transactional Applications for Multi-processing. In IEEE Intl. Symp. on Workload Characterization","author":"Minh Cao","year":"2008","unstructured":"t al.(2008) Cao Minh , Chung, Kozyrakis, and Olukotun}minh-iiswc-2008 C. Cao Minh , J. Chung , C. Kozyrakis , and K. Olukotun . STAMP: Stanford Transactional Applications for Multi-processing. In IEEE Intl. Symp. on Workload Characterization , Sep. 2008 . t al.(2008)Cao Minh, Chung, Kozyrakis, and Olukotun}minh-iiswc-2008C. Cao Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford Transactional Applications for Multi-processing. In IEEE Intl. Symp. on Workload Characterization, Sep. 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.34"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810537"},{"key":"e_1_3_2_1_13_1","volume-title":"Sun Microsystems Laboratories","author":"Dice D.","year":"2009","unstructured":"D. Dice , Y. Lev , M. Moir , D. Nussbaum , and M. Olszewski . Early Experience with a Commercial Hardware Transactional Memory Implementation. SMLI TR-2009-180 , Sun Microsystems Laboratories , Oct. 2009 . D. Dice, Y. Lev, M. Moir, D. Nussbaum, and M. Olszewski. Early Experience with a Commercial Hardware Transactional Memory Implementation. SMLI TR-2009-180, Sun Microsystems Laboratories, Oct. 2009."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_15_1","author":"Diestelhorst S.","year":"2008","unstructured":"S. Diestelhorst and M. Hohmuth . Hardware Acceleration for Lock-Free Data Structures and Software-Transactional Memory. In Wkshp. on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods , Apr. 2008 . S. Diestelhorst and M. Hohmuth. Hardware Acceleration for Lock-Free Data Structures and Software-Transactional Memory. In Wkshp. on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods, Apr. 2008.","journal-title":"In Wkshp. on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods"},{"key":"e_1_3_2_1_16_1","author":"Diestelhorst S.","year":"2010","unstructured":"S. Diestelhorst , M. Pohlack , M. Hohmuth , D. Christie , J.-W. Chung , and L. Yen . Implementing AMD's Advanced Synchronization Facility in an Out-of-Order x86 Core. In 5th ACM SIGPLAN Wkshp. on Transactional Computing , Apr. 2010 . S. Diestelhorst, M. Pohlack, M. Hohmuth, D. Christie, J.-W. Chung, and L. Yen. Implementing AMD's Advanced Synchronization Facility in an Out-of-Order x86 Core. In 5th ACM SIGPLAN Wkshp. on Transactional Computing, Apr. 2010.","journal-title":"In 5th ACM SIGPLAN Wkshp. on Transactional Computing"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250760"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281100.1281106"},{"key":"e_1_3_2_1_19_1","series-title":"Lecture Notes in Computer Science","volume-title":"Distributed Computing","author":"Felber P.","year":"2010","unstructured":"P. Felber , C. Fetzer , P. Marlier , M. Nowack , and T. Riegel . Brief announcement: Hybrid time-based transactional memory . In N. Lynch and A. Shvartsman, editors, Distributed Computing , Lecture Notes in Computer Science . Springer Berlin\/Heidelberg , 2010 . P. Felber, C. Fetzer, P. Marlier, M. Nowack, and T. Riegel. Brief announcement: Hybrid time-based transactional memory. In N. Lynch and A. Shvartsman, editors, Distributed Computing, Lecture Notes in Computer Science. Springer Berlin\/Heidelberg, 2010."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345233"},{"key":"e_1_3_2_1_21_1","volume-title":"Transactional Memory Coherence and Consistency. In 31st Intl. Symp. on Computer Architecture","author":"Hammond L.","year":"2004","unstructured":"L. Hammond , V. Wong , M. Chen , B. D. Carlstrom , J. D. Davis , B. Hertzberg , M. K. Prabju , H. Wijaya , C. Kozyrakis , and K. Olukotun . Transactional Memory Coherence and Consistency. In 31st Intl. Symp. on Computer Architecture , Jun. 2004 . L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabju, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency. In 31st Intl. Symp. on Computer Architecture, Jun. 2004."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065954"},{"key":"e_1_3_2_1_23_1","volume-title":"Transactional Memory. Synthesis Lectures on Computer Architecture. Morgan Claypool","author":"Harris T.","year":"2010","unstructured":"T. Harris , J. Larus , and R. Rajwar . Transactional Memory. Synthesis Lectures on Computer Architecture. Morgan Claypool , 2 nd edition, 2010 . T. Harris, J. Larus, and R. Rajwar. Transactional Memory. Synthesis Lectures on Computer Architecture. Morgan Claypool, 2nd edition, 2010.","edition":"2"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133984"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_27_1","volume-title":"Effective Synchronization on Linux\/NUMA Systems. In May 2005 Gelato Federation Meeting","author":"Lameter C.","year":"2005","unstructured":"C. Lameter . Effective Synchronization on Linux\/NUMA Systems. In May 2005 Gelato Federation Meeting , May . 2005 . C. Lameter. Effective Synchronization on Linux\/NUMA Systems. In May 2005 Gelato Federation Meeting, May. 2005."},{"key":"e_1_3_2_1_28_1","author":"Lev Y.","year":"2009","unstructured":"Y. Lev , V. Luchangco , V. J. Marathe , M. Moir , D. Nussbaum , and M. Olszewski . Anatomy of a Scalable Software Transactional Memory. In 4th ACM SIGPLAN Wkshp. on Transactional Computing , 2009 . http:\/\/research.sun.com\/scalable\/pubs\/ TRANSACT2009-ScalableSTMAnatomy.pdf. Y. Lev, V. Luchangco, V. J. Marathe, M. Moir, D. Nussbaum, and M. Olszewski. Anatomy of a Scalable Software Transactional Memory. In 4th ACM SIGPLAN Wkshp. on Transactional Computing, 2009. http:\/\/research.sun.com\/scalable\/pubs\/ TRANSACT2009-ScalableSTMAnatomy.pdf.","journal-title":"Anatomy of a Scalable Software Transactional Memory. In 4th ACM SIGPLAN Wkshp. on Transactional Computing"},{"key":"e_1_3_2_1_29_1","author":"Lev Y.","year":"2007","unstructured":"Y. Lev , M. Moir , and D. Nussbaum . PhTM: Phased Transactional Memory. In 2nd ACM SIGPLAN Wkshp. on Transactional Computing , Aug. 2007 . Y. Lev, M. Moir, and D. Nussbaum. PhTM: Phased Transactional Memory. In 2nd ACM SIGPLAN Wkshp. on Transactional Computing, Aug. 2007.","journal-title":"PhTM: Phased Transactional Memory. In 2nd ACM SIGPLAN Wkshp. on Transactional Computing"},{"key":"e_1_3_2_1_30_1","volume-title":"Hardware Support for Unbounded Transactional Memory. Master's thesis","author":"Lie S.","year":"2004","unstructured":"S. Lie . Hardware Support for Unbounded Transactional Memory. Master's thesis , Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science , May 2004 . S. Lie. Hardware Support for Unbounded Transactional Memory. Master's thesis, Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science, May 2004."},{"key":"e_1_3_2_1_31_1","volume-title":"And, If So, What Can You Do About It? http:\/\/www.rdrop.com\/users\/paulmck\/perfbook\/perfbook.2010.01.23a.pdf","author":"McKenney P. E.","year":"2010","unstructured":"P. E. McKenney . Is Parallel Programming Hard , And, If So, What Can You Do About It? http:\/\/www.rdrop.com\/users\/paulmck\/perfbook\/perfbook.2010.01.23a.pdf , 2010 . {Viewed Jan. 24, 2010}. P. E. McKenney. Is Parallel Programming Hard, And, If So, What Can You Do About It? http:\/\/www.rdrop.com\/users\/paulmck\/perfbook\/perfbook.2010.01.23a.pdf, 2010. {Viewed Jan. 24, 2010}."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378588"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299063"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_36_1","volume-title":"Technische Universitaet Dresden","author":"Riegel T.","year":"2010","unstructured":"T. Riegel , P. Marlier , M. Nowack , P. Felber , and C. Fetzer . Optimizing Hybrid Transactional Memory: The Importance of Nonspeculative Operations. TUD-FI10-06-Nov.2010 , Technische Universitaet Dresden , Nov. 2010 . T. Riegel, P. Marlier, M. Nowack, P. Felber, and C. Fetzer. Optimizing Hybrid Transactional Memory: The Importance of Nonspeculative Operations. TUD-FI10-06-Nov.2010, Technische Universitaet Dresden, Nov. 2010."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_13"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810530"},{"key":"e_1_3_2_1_40_1","author":"Tabba F.","year":"2009","unstructured":"F. Tabba , A. W. Hay , and J. R. Goodman . Transactional Value Prediction. In 4th ACM SIGPLAN Wkshp. on Transactional Computing , Feb. 2009 . F. Tabba, A. W. Hay, and J. R. Goodman. Transactional Value Prediction. In 4th ACM SIGPLAN Wkshp. on Transactional Computing, Feb. 2009.","journal-title":"Transactional Value Prediction. In 4th ACM SIGPLAN Wkshp. on Transactional Computing"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.4"},{"key":"e_1_3_2_1_42_1","volume-title":"2nd Workshop on the Theory of Transactional Memory (WTTM)","author":"White S.","year":"2010","unstructured":"S. White and M. Spear . On Reconciling Hardware Atomicity, Memory Models, and __tm_waiver . In 2nd Workshop on the Theory of Transactional Memory (WTTM) , Sep. 2010 . S. White and M. Spear. On Reconciling Hardware Atomicity, Memory Models, and __tm_waiver. In 2nd Workshop on the Theory of Transactional Memory (WTTM), Sep. 2010."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"}],"event":{"name":"ASPLOS'11: Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Newport Beach California USA","acronym":"ASPLOS'11","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950365.1950373","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1950365.1950373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:59:32Z","timestamp":1750229972000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950365.1950373"}},"subtitle":["a case study in the effectiveness of best effort hardware transactional memory"],"short-title":[],"issued":{"date-parts":[[2011,3,5]]},"references-count":43,"alternative-id":["10.1145\/1950365.1950373","10.1145\/1950365"],"URL":"https:\/\/doi.org\/10.1145\/1950365.1950373","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1961295.1950373","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1961296.1950373","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,3,5]]},"assertion":[{"value":"2011-03-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}