{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:04Z","timestamp":1772164024227,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T00:00:00Z","timestamp":1299283200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,3,5]]},"DOI":"10.1145\/1950365.1950402","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T10:03:11Z","timestamp":1299578591000},"page":"319-332","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":52,"title":["Looking back on the language and hardware revolutions"],"prefix":"10.1145","author":[{"given":"Hadi","family":"Esmaeilzadeh","sequence":"first","affiliation":[{"name":"The University of Washington, Seattle, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ting","family":"Cao","sequence":"additional","affiliation":[{"name":"Australian National University, Canberra, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Xi","sequence":"additional","affiliation":[{"name":"Australian National University, Canberra, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen M.","family":"Blackburn","sequence":"additional","affiliation":[{"name":"Australian National University, Canberra, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kathryn S.","family":"McKinley","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,3,5]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815967"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375575"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378704.1378723"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785534"},{"key":"e_1_3_2_2_7_1","volume-title":"University of Wisconsin-Madison","author":"Chakraborty K.","year":"2008","unstructured":"K. Chakraborty . Over-provisioned Multicore Systems. PhD thesis , University of Wisconsin-Madison , 2008 . K. Chakraborty. Over-provisioned Multicore Systems. PhD thesis, University of Wisconsin-Madison, 2008."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306782"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808199"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285986"},{"key":"e_1_3_2_2_11_1","volume-title":"Sixth Annual Workshop on Modeling, Benchmarking, and Simulation","author":"Esmaeilzadeh H.","year":"2010","unstructured":"H. Esmaeilzadeh , S. M. Blackburn , X. Yang , and K. S. McKinley . Power and performance of native and Java benchmarks on 130nm to 32nm process technologies . In Sixth Annual Workshop on Modeling, Benchmarking, and Simulation , June 2010 . H. Esmaeilzadeh, S. M. Blackburn, X. Yang, and K. S. McKinley. Power and performance of native and Java benchmarks on 130nm to 32nm process technologies. In Sixth Annual Workshop on Modeling, Benchmarking, and Simulation, June 2010."},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950402"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250665"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297027.1297033"},{"key":"e_1_3_2_2_15_1","volume-title":"Microarchitectural Characterization of Production JVMs and Java Workloads. In IBM CAS Workshop","author":"Ha J.","year":"2008","unstructured":"J. Ha , M. Gustafsson , S. M. Blackburn , and K. S. McKinley . Microarchitectural Characterization of Production JVMs and Java Workloads. In IBM CAS Workshop , Feb. 2008 . J. Ha, M. Gustafsson, S. M. Blackburn, and K. S. McKinley. Microarchitectural Characterization of Production JVMs and Java Workloads. In IBM CAS Workshop, Feb. 2008."},{"key":"e_1_3_2_2_16_1","volume-title":"Workshop on Modeling, Benchmarking, and Simulations","author":"Hempstead M.","year":"2009","unstructured":"M. Hempstead , G.-Y. Wei , and D. Brooks . Navigo: An early-stage model to study power-contrained architectures and specialization . In Workshop on Modeling, Benchmarking, and Simulations , June 2009 . M. Hempstead, G.-Y. Wei, and D. Brooks. Navigo: An early-stage model to study power-contrained architectures and specialization. In Workshop on Modeling, Benchmarking, and Simulations, June 2009."},{"key":"e_1_3_2_2_17_1","first-page":"7","volume-title":"Proceedings of International Electron Devices Meeting","author":"Horowitz M.","year":"2005","unstructured":"M. Horowitz , E. Alon , D. Patil , S. Naffziger , R. Kumar , and K. Bernstein . Scaling, power, and the future of CMOS . In Proceedings of International Electron Devices Meeting , pages 7 -- 15 , December 2005 . M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein. Scaling, power, and the future of CMOS. In Proceedings of International Electron Devices Meeting, pages 7--15, December 2005."},{"key":"e_1_3_2_2_18_1","volume-title":"Intel Hyper-Threading Technology","author":"Intel Corporation","year":"2011","unstructured":"Intel Corporation . Intel Hyper-Threading Technology , 2011 . URL http:\/\/www.intel.com\/technology\/platform-technology\/hyper-threading. Intel Corporation. Intel Hyper-Threading Technology, 2011. URL http:\/\/www.intel.com\/technology\/platform-technology\/hyper-threading."},{"key":"e_1_3_2_2_19_1","volume-title":"White Paper","author":"Intel Corporation","year":"2008","unstructured":"Intel Corporation . Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors . White Paper , Nov. 2008 . Intel Corporation. Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors. White Paper, Nov. 2008."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956567"},{"key":"e_1_3_2_2_21_1","volume-title":"International technology roadmap for semiconductors","author":"ITRSWorking Group","year":"2011","unstructured":"ITRSWorking Group . International technology roadmap for semiconductors , 2011 . URL http:\/\/www.itrs.net. ITRSWorking Group. International technology roadmap for semiconductors, 2011. URL http:\/\/www.itrs.net."},{"key":"e_1_3_2_2_22_1","volume-title":"Workshop on Power Aware Computing and Systems","author":"Le Sueur E.","year":"2010","unstructured":"E. Le Sueur and G. Heiser . Dynamic voltage and frequency scaling: The laws of diminishing returns . In Workshop on Power Aware Computing and Systems , Vancouver, Canada , Oct. 2010 . E. Le Sueur and G. Heiser. Dynamic voltage and frequency scaling: The laws of diminishing returns. In Workshop on Power Aware Computing and Systems, Vancouver, Canada, Oct. 2010."},{"key":"e_1_3_2_2_23_1","volume-title":"Linux kernel bug 5471","author":"Li S. H.","year":"2011","unstructured":"S. H. Li . Linux kernel bug 5471 , 2011 . URL https:\/\/bugzilla.kernel.org\/show bug.cgi?id=5471. S. H. Li. Linux kernel bug 5471, 2011. URL https:\/\/bugzilla.kernel.org\/show bug.cgi?id=5471."},{"key":"e_1_3_2_2_24_1","first-page":"17","volume-title":"International Symposium on High Performance Computer Architecture","author":"Li Y.","year":"2006","unstructured":"Y. Li , B. Lee , D. Brooks , Z. Hu , and K. Skadron . CMP design space exploration subject to physical contraints . In International Symposium on High Performance Computer Architecture , pages 17 -- 28 , Feb 2006 . Y. Li, B. Lee, D. Brooks, Z. Hu, and K. Skadron. CMP design space exploration subject to physical contraints. In International Symposium on High Performance Computer Architecture, pages 17--28, Feb 2006."},{"key":"e_1_3_2_2_25_1","volume-title":"Predictive technology model","author":"Nanoscale Integration and Modeling (NIMO) Group","year":"2011","unstructured":"Nanoscale Integration and Modeling (NIMO) Group . Predictive technology model , 2011 . URL http:\/\/ptm.asu.edu. Nanoscale Integration and Modeling (NIMO) Group. Predictive technology model, 2011. URL http:\/\/ptm.asu.edu."},{"key":"e_1_3_2_2_26_1","first-page":"223","volume-title":"Proceedings of Linux Symposium","volume":"2","author":"Pallipadi V.","year":"2006","unstructured":"V. Pallipadi and A. Starikovskiy . The ondemand governor: Past, present and future . In Proceedings of Linux Symposium , volume 2 , pages 223 -- 238 , July 2006 . V. Pallipadi and A. Starikovskiy. The ondemand governor: Past, present and future. In Proceedings of Linux Symposium, volume 2, pages 223--238, July 2006."},{"key":"e_1_3_2_2_27_1","volume-title":"Multi-core, mega-nonsense, and what we must do differently moving forward. Distinguished Lecture at UIUC, (April","author":"Patt Y.","year":"2010","unstructured":"Y. Patt . Future microprocessors : Multi-core, mega-nonsense, and what we must do differently moving forward. Distinguished Lecture at UIUC, (April 2010 ), 2011. URL http:\/\/www.parallel.illinois.edu\/presentations\/ 2010 04 30 Patt Slides .pdf. Y. Patt. Future microprocessors: Multi-core, mega-nonsense, and what we must do differently moving forward. Distinguished Lecture at UIUC, (April 2010), 2011. URL http:\/\/www.parallel.illinois.edu\/presentations\/ 2010 04 30 Patt Slides.pdf."},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006238"},{"key":"e_1_3_2_2_29_1","volume-title":"Inside Intel next generation Nehalem microarchitecture. Intel Developer Forum (IDF) presentation (August","author":"Singhal R.","year":"2008","unstructured":"R. Singhal . Inside Intel next generation Nehalem microarchitecture. Intel Developer Forum (IDF) presentation (August 2008 ), 2011. URL http:\/\/software.intel.com\/file\/18976. R. Singhal. Inside Intel next generation Nehalem microarchitecture. Intel Developer Forum (IDF) presentation (August 2008), 2011. URL http:\/\/software.intel.com\/file\/18976."},{"key":"e_1_3_2_2_30_1","unstructured":"Standard Performance Evaluation Corp. SPEC Benchmarks 2010. URL http:\/\/www.spec.org.  Standard Performance Evaluation Corp. SPEC Benchmarks 2010. URL http:\/\/www.spec.org."},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_2_32_1","volume-title":"The DaCapo Benchmarks, beta-2006-08","author":"The DaCapo Research Group","year":"2006","unstructured":"The DaCapo Research Group . The DaCapo Benchmarks, beta-2006-08 , 2006 . URL http:\/\/www.-dacapo-bench.-org. The DaCapo Research Group. The DaCapo Benchmarks, beta-2006-08, 2006. URL http:\/\/www.-dacapo-bench.-org."},{"key":"e_1_3_2_2_33_1","volume-title":"TIOBE Programming Community Index for","author":"Software TIOBE","year":"2011","unstructured":"TIOBE Software . TIOBE Programming Community Index for January 2011 , 2011. URL http:\/\/www.tiobe.com. TIOBE Software. TIOBE Programming Community Index for January 2011, 2011. URL http:\/\/www.tiobe.com."},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"}],"event":{"name":"ASPLOS'11: Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Newport Beach California USA","acronym":"ASPLOS'11","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950365.1950402","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1950365.1950402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:52:57Z","timestamp":1750229577000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950365.1950402"}},"subtitle":["measured power, performance, and scaling"],"short-title":[],"issued":{"date-parts":[[2011,3,5]]},"references-count":33,"alternative-id":["10.1145\/1950365.1950402","10.1145\/1950365"],"URL":"https:\/\/doi.org\/10.1145\/1950365.1950402","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1961296.1950402","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1961295.1950402","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,3,5]]},"assertion":[{"value":"2011-03-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}