{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:26:18Z","timestamp":1766579178322,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":62,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,2,27]],"date-time":"2011-02-27T00:00:00Z","timestamp":1298764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,2,27]]},"DOI":"10.1145\/1950413.1950419","type":"proceedings-article","created":{"date-parts":[[2011,3,3]],"date-time":"2011-03-03T08:48:05Z","timestamp":1299142085000},"page":"5-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":93,"title":["Comparing FPGA vs. custom cmos and the impact on processor microarchitecture"],"prefix":"10.1145","author":[{"given":"Henry","family":"Wong","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"Altera Corp., Toronto, ON, Canada"}]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2011,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera. Nios II processor. http:\/\/www.altera.com\/products\/ip\/processors\/nios2\/.  Altera. Nios II processor. http:\/\/www.altera.com\/products\/ip\/processors\/nios2\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Xilinx. MicroBlaze soft processor. http:\/\/www.xilinx.com\/tools\/microblaze.htm.  Xilinx. MicroBlaze soft processor. http:\/\/www.xilinx.com\/tools\/microblaze.htm."},{"key":"e_1_3_2_1_3_1","unstructured":"ARM. Cortex-M1 processor. http:\/\/www.arm.com\/products\/processors\/cortex-m\/cortex-m1.php.  ARM. Cortex-M1 processor. http:\/\/www.arm.com\/products\/processors\/cortex-m\/cortex-m1.php."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_5_1","volume-title":"Closing the Gap Between ASIC & Custom, Tools and Techniques for High-Performance ASIC Design","author":"Chinnery D.","year":"2002","unstructured":"D. Chinnery and K. Keutzer . Closing the Gap Between ASIC & Custom, Tools and Techniques for High-Performance ASIC Design . Kluwer Academic Publishers , 2002 . D. Chinnery and K. Keutzer. Closing the Gap Between ASIC & Custom, Tools and Techniques for High-Performance ASIC Design. Kluwer Academic Publishers, 2002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264201"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339691"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065692"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968291"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216927"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609318"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"e_1_3_2_1_14_1","volume-title":"SRAM Cell. In Proc. IEDM","author":"Bai P.","year":"2004","unstructured":"P. Bai A 65nm Logic Technology Featuring 35nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57\u03bcm2 SRAM Cell. In Proc. IEDM , 2004 . P. Bai et al. A 65nm Logic Technology Featuring 35nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57\u03bcm2 SRAM Cell. In Proc. IEDM, 2004."},{"volume-title":"65nm CMOS High Speed, General Purpose and Low Power Transistor Technology for High","author":"Fung S. K. H.","key":"e_1_3_2_1_15_1","unstructured":"S. K. H. Fung 65nm CMOS High Speed, General Purpose and Low Power Transistor Technology for High Volume Foundry Application. In Proc. VLSI, 2004 . S. K. H. Fung et al. 65nm CMOS High Speed, General Purpose and Low Power Transistor Technology for High Volume Foundry Application. In Proc. VLSI, 2004."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885049"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910967"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007170"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"e_1_3_2_1_21_1","unstructured":"Sun Microsystems. OpenSPARC. http:\/\/www.opensparc.net\/.  Sun Microsystems. OpenSPARC. http:\/\/www.opensparc.net\/."},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. ISSCC","author":"Davis J.","year":"2006","unstructured":"J. Davis A 5.6GHz 64kB Dual-Read Data Cache for the POWER6 Processor . In Proc. ISSCC , 2006 . J. Davis et al. A 5.6GHz 64kB Dual-Read Data Cache for the POWER6 Processor. In Proc. ISSCC, 2006."},{"key":"e_1_3_2_1_23_1","volume-title":"CMOS. In Proc. ISSCC","author":"Khellah M.","year":"2006","unstructured":"M. Khellah A 4.2GHz 0.3mm2 256kb Dual-Vcc SRAM Building Block in 65nm CMOS. In Proc. ISSCC , 2006 . M. Khellah et al. A 4.2GHz 0.3mm2 256kb Dual-Vcc SRAM Building Block in 65nm CMOS. In Proc. ISSCC, 2006."},{"key":"e_1_3_2_1_24_1","volume-title":"Low-k ILD and 0.57 0.57 \u03bc2 SRAM Cell\". IEDM","author":"Bai P.","year":"2004","unstructured":"P. Bai . Foils from \" A 65nm Logic Technology Featuring 35nm Gate Lengths , Enhanced Channel Strain, 8 Cu Interconnect Layers , Low-k ILD and 0.57 0.57 \u03bc2 SRAM Cell\". IEDM , 2004 . P. Bai. Foils from \"A 65nm Logic Technology Featuring 35nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57 0.57 \u03bc2 SRAM Cell\". IEDM, 2004."},{"key":"e_1_3_2_1_25_1","volume-title":"CMOS. In Proc. VLSI","author":"Chang L.","year":"2007","unstructured":"L. Chang A 5.3GHz 8T-SRAM with Operation Down to 0.41 V in 65nm CMOS. In Proc. VLSI , 2007 . L. Chang et al. A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS. In Proc. VLSI, 2007."},{"key":"e_1_3_2_1_26_1","volume-title":"CMOS. In Proc. ISSCC","author":"Hsu S.","year":"2006","unstructured":"S. Hsu W 16x64b 1R\/1W Variation-Tolerant Register File in 65nm CMOS. In Proc. ISSCC , 2006 . S. Hsu et al. An 8.8GHz 198mW 16x64b 1R\/1W Variation-Tolerant Register File in 65nm CMOS. In Proc. ISSCC, 2006."},{"key":"e_1_3_2_1_27_1","volume-title":"HP Laboratories","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor CACTI 5.1. Technical report , HP Laboratories , Palo Alto , 2008 . S. Thoziyoor et al. CACTI 5.1. Technical report, HP Laboratories, Palo Alto, 2008."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1116162.1116250"},{"key":"e_1_3_2_1_31_1","unstructured":"J.-L. Brelet and L. Gopalakrishnan. Using Virtex-II Block RAM for High Performance Read\/Write CAMs. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp260.pdf 2002.  J.-L. Brelet and L. Gopalakrishnan. Using Virtex-II Block RAM for High Performance Read\/Write CAMs. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp260.pdf 2002."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320819"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0747"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.30"},{"key":"e_1_3_2_1_35_1","volume-title":"Proc. ESSCIRC 32","author":"Agarwal A.","year":"2006","unstructured":"A. Agarwal A Dual-Supply 4GHz 13fJ\/bit\/search 64 x 128b CAM in 65nm CMOS . In Proc. ESSCIRC 32 , 2006 . A. Agarwal et al. A Dual-Supply 4GHz 13fJ\/bit\/search 64 x 128b CAM in 65nm CMOS. In Proc. ESSCIRC 32, 2006."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859893"},{"key":"e_1_3_2_1_37_1","volume-title":"Floating-Point Multiply. In Proc. ISSCC","author":"Belluomini W.","year":"2005","unstructured":"W. Belluomini Floating-Point Multiply. In Proc. ISSCC , 2005 . W. Belluomini et al. An 8GHz Floating-Point Multiply. In Proc. ISSCC, 2005."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502577"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2005.1496692"},{"key":"e_1_3_2_1_40_1","volume-title":"Technology. In Proc. ISCAS","author":"Agah A.","year":"2007","unstructured":"A. Agah Technology. In Proc. ISCAS , 2007 . A. Agah et al. Tertiary-Tree 12-GHz 32-bit Adder in 65nm Technology. In Proc. ISCAS, 2007."},{"key":"e_1_3_2_1_41_1","volume-title":"CMOS. In Proc. ISSCC","author":"Kao S.","year":"2006","unstructured":"S. Kao A 240ps 64b Carry-Lookahead Adder in 90nm CMOS. In Proc. ISSCC , 2006 . S. Kao et al. A 240ps 64b Carry-Lookahead Adder in 90nm CMOS. In Proc. ISSCC, 2006."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885055"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0325-0"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2007.4487969"},{"key":"e_1_3_2_1_45_1","author":"Alioto M.","year":"2007","unstructured":"M. Alioto and G. Palumbo . Interconnect-Aware Design of Fast Large Fan-In CMOS Multiplexers. IEEE Trans. Circuits and Systems II , 2007 . M. Alioto and G. Palumbo. Interconnect-Aware Design of Fast Large Fan-In CMOS Multiplexers. IEEE Trans. Circuits and Systems II, 2007.","journal-title":"Interconnect-Aware Design of Fast Large Fan-In CMOS Multiplexers. IEEE Trans. Circuits and Systems"},{"volume-title":"Stratix III Device Handbook","year":"2009","key":"e_1_3_2_1_46_1","unstructured":"Altera. Stratix III Device Handbook Volume 1 . 2009 . Altera. Stratix III Device Handbook Volume 1. 2009."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545219"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545217"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545218"},{"issue":"5","key":"e_1_3_2_1_51_1","volume":"32","author":"Bakoglu H. B.","year":"1985","unstructured":"H. B. Bakoglu and J. D. Meindl . Optimal Interconnection Circuits for VLSI. IEEE Trans. Electron Devices , 32 ( 5 ), 1985 . H. B. Bakoglu and J. D. Meindl. Optimal Interconnection Circuits for VLSI. IEEE Trans. Electron Devices, 32(5), 1985.","journal-title":"Optimal Interconnection Circuits for VLSI. IEEE Trans. Electron Devices"},{"volume-title":"http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm","year":"2007","key":"e_1_3_2_1_52_1","unstructured":"International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm , 2007 . International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm, 2007."},{"volume-title":"External Memory Interface Handbook","year":"2010","key":"e_1_3_2_1_53_1","unstructured":"Altera. External Memory Interface Handbook , Volume 3 . 2010 . Altera. External Memory Interface Handbook, Volume 3. 2010."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086325"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145794"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.272427"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.16"},{"key":"e_1_3_2_1_59_1","volume-title":"Highly-Associative Caches for Low-Power Processors. In Kool Chips Workshop, Micro-33","author":"Zhang M.","year":"2000","unstructured":"M. Zhang and K. Asanovic . Highly-Associative Caches for Low-Power Processors. In Kool Chips Workshop, Micro-33 , 2000 . M. Zhang and K. Asanovic. Highly-Associative Caches for Low-Power Processors. In Kool Chips Workshop, Micro-33, 2000."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152193"},{"key":"e_1_3_2_1_63_1","volume-title":"Proc. HPCA","author":"M.","year":"2006","unstructured":"M. P. et al. A Decoupled KILO-Instruction Processor . Proc. HPCA , 2006 . M. P. et al. A Decoupled KILO-Instruction Processor. Proc. HPCA, 2006."}],"event":{"name":"FPGA '11: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '11"},"container-title":["Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950419","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1950413.1950419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:57Z","timestamp":1750243977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950419"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2,27]]},"references-count":62,"alternative-id":["10.1145\/1950413.1950419","10.1145\/1950413"],"URL":"https:\/\/doi.org\/10.1145\/1950413.1950419","relation":{},"subject":[],"published":{"date-parts":[[2011,2,27]]},"assertion":[{"value":"2011-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}