{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:50Z","timestamp":1750307270690,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,2,27]],"date-time":"2011-02-27T00:00:00Z","timestamp":1298764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,2,27]]},"DOI":"10.1145\/1950413.1950434","type":"proceedings-article","created":{"date-parts":[[2011,3,3]],"date-time":"2011-03-03T08:48:05Z","timestamp":1299142085000},"page":"87-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["A 65nm flash-based FPGA fabric optimized for low cost and power"],"prefix":"10.1145","author":[{"given":"Jonathan","family":"Greene","sequence":"first","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sinan","family":"Kaptanoglu","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenyi","family":"Feng","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Volker","family":"Hecht","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Landry","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Li","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anton","family":"Krouglyanskiy","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihai","family":"Morosan","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Val","family":"Pevzner","sequence":"additional","affiliation":[{"name":"Microsemi Corporation SOC Products Group, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Semico Research Corp. 2009. www.semico.com.  Semico Research Corp. 2009. www.semico.com."},{"key":"e_1_3_2_1_2_1","unstructured":"Gartner Semiconductor Forecast Nov. 25 2009.  Gartner Semiconductor Forecast Nov. 25 2009."},{"key":"e_1_3_2_1_3_1","volume-title":"LatticeXP2 Family Data Sheet (Feb","author":"Lattice Semiconductor Corp. 2008.","year":"2008","unstructured":"Lattice Semiconductor Corp. 2008. LatticeXP2 Family Data Sheet (Feb . 2008 ). Lattice Semiconductor Corp. 2008. LatticeXP2 Family Data Sheet (Feb. 2008)."},{"key":"e_1_3_2_1_4_1","unstructured":"ProASIC Plus and ProASIC3 FPGA families Actel Corp. www.actel.com.  ProASIC Plus and ProASIC3 FPGA families Actel Corp. www.actel.com."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.678888"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852452"},{"volume-title":"Proc. IEEE North Atlantic Test Workshop, 7--14","author":"Dhingra S.","key":"e_1_3_2_1_7_1","unstructured":"Dhingra , S. , Garimella , S. , Newalkar , A. , and Stroud , C . 2005. Built-in self-test for Virtex and Spartan II FPGAs using partial reconfiguration . Proc. IEEE North Atlantic Test Workshop, 7--14 . http:\/\/www.eng.auburn.edu\/~strouce\/class\/bist\/NATW05fpga.pdf Dhingra, S., Garimella, S., Newalkar, A., and Stroud, C. 2005. Built-in self-test for Virtex and Spartan II FPGAs using partial reconfiguration. Proc. IEEE North Atlantic Test Workshop, 7--14. http:\/\/www.eng.auburn.edu\/~strouce\/class\/bist\/NATW05fpga.pdf"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Brown W. and Brewer J. 1998. Nonvolatile Semiconductor Memory Technology. IEEE Press.  Brown W. and Brewer J. 1998. Nonvolatile Semiconductor Memory Technology. IEEE Press.","DOI":"10.1109\/9780470545409"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839255"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Lemieux G. and Lewis D. 2004. Design of Interconnection Networks for Programmable Logic. Kluwer Academic Boston MA.   Lemieux G. and Lewis D. 2004. Design of Interconnection Networks for Programmable Logic. Kluwer Academic Boston MA.","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526472"},{"key":"e_1_3_2_1_12_1","volume-title":"April, 2010. www.actel.com\/documents\/RT3P_Rad_Rpt.pdf","author":"Actel Corp.","year":"2010","unstructured":"Actel Corp. 2010 . Radiation-Tolerant ProASIC3 FPGAs Radiation Effects . April, 2010. www.actel.com\/documents\/RT3P_Rad_Rpt.pdf Actel Corp. 2010. Radiation-Tolerant ProASIC3 FPGAs Radiation Effects. April, 2010. www.actel.com\/documents\/RT3P_Rad_Rpt.pdf"},{"key":"e_1_3_2_1_13_1","volume-title":"2008 IEEE Nuclear and Space Radiation Effects Conf.","author":"Wang J.","year":"2008","unstructured":"Wang , J. , Rezgui , S. , Sun , Y. , Issaq , F. , Cronquist , B. , McCollum , J. , Chan , R. , Pan , H. , and Kabir , S . 2008. A novel radiation-tolerant floating-gate configuration cell for flash-based FPGA . 2008 IEEE Nuclear and Space Radiation Effects Conf. ( Tucson, AZ , July 14-18, 2008 ). Wang, J., Rezgui, S., Sun, Y., Issaq, F., Cronquist, B., McCollum, J., Chan, R., Pan, H., and Kabir, S. 2008. A novel radiation-tolerant floating-gate configuration cell for flash-based FPGA. 2008 IEEE Nuclear and Space Radiation Effects Conf. (Tucson, AZ, July 14-18, 2008)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"volume-title":"Architecture and CAD for Deep-submicron FPGAs","author":"Betz V.","key":"e_1_3_2_1_15_1","unstructured":"Betz , V. Rose , J. , Marquardt , A. 1999. Architecture and CAD for Deep-submicron FPGAs . Kluwer Academic Publishers , Boston . Betz, V. Rose, J., Marquardt, A. 1999. Architecture and CAD for Deep-submicron FPGAs. Kluwer Academic Publishers, Boston."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216932"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331902"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.678867"},{"key":"e_1_3_2_1_20_1","volume-title":"Proc. IEEE 2003 Custom Integrated Circuits Conf. (Sept. 21-24 2003","author":"Leventis P.","year":"2003","unstructured":"Leventis , P. , Chan , M. , Lewis , D. , Nouban , B. , Powell , G. , Vest , B. , Wong , M. , Xia , R. , and Costello , J . 2003. Cyclone\u2122: a low-cost, high-performance FPGA . In Proc. IEEE 2003 Custom Integrated Circuits Conf. (Sept. 21-24 2003 ). 49--52. DOI=http:\/\/dx.doi.org\/10.1109\/CICC. 2003 .1249357. 10.1109\/CICC.2003.1249357 Leventis, P., Chan, M., Lewis, D., Nouban, B., Powell, G., Vest, B., Wong, M., Xia, R., and Costello, J. 2003. Cyclone\u2122: a low-cost, high-performance FPGA. In Proc. IEEE 2003 Custom Integrated Circuits Conf. (Sept. 21-24 2003). 49--52. DOI=http:\/\/dx.doi.org\/10.1109\/CICC.2003.1249357."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.231343"}],"event":{"name":"FPGA '11: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '11"},"container-title":["Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950434","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1950413.1950434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:57Z","timestamp":1750243977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950434"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2,27]]},"references-count":21,"alternative-id":["10.1145\/1950413.1950434","10.1145\/1950413"],"URL":"https:\/\/doi.org\/10.1145\/1950413.1950434","relation":{},"subject":[],"published":{"date-parts":[[2011,2,27]]},"assertion":[{"value":"2011-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}