{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T01:12:56Z","timestamp":1780708376093,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,2,27]],"date-time":"2011-02-27T00:00:00Z","timestamp":1298764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,2,27]]},"DOI":"10.1145\/1950413.1950435","type":"proceedings-article","created":{"date-parts":[[2011,3,3]],"date-time":"2011-03-03T08:48:05Z","timestamp":1299142085000},"page":"97-106","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":101,"title":["CoRAM"],"prefix":"10.1145","author":[{"given":"Eric S.","family":"Chung","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James C.","family":"Hoe","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ken","family":"Mai","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2011,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Under the Hood: Intel has company at 65 nm. http:\/\/maltiel-consulting.com\/Intel_leads_65-nanometer_technology_race_other-Texas_Instruments_Xilinx_AMD_catching_up.htm.  Under the Hood: Intel has company at 65 nm. http:\/\/maltiel-consulting.com\/Intel_leads_65-nanometer_technology_race_other-Texas_Instruments_Xilinx_AMD_catching_up.htm."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"e_1_3_2_1_3_1","unstructured":"Bluespec Inc. http:\/\/www.bluespec.com\/products\/bsc.htm.  Bluespec Inc. http:\/\/www.bluespec.com\/products\/bsc.htm."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371241"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570793"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1981.220596"},{"key":"e_1_3_2_1_8_1","unstructured":"Convey Inc. http:\/\/www.convey.com.  Convey Inc. http:\/\/www.convey.com."},{"key":"e_1_3_2_1_9_1","first-page":"92","year":"1994","unstructured":"T. A. Davis. University of Florida Sparse Matrix Collection. NA Digest , 92 , 1994 . T. A. Davis. University of Florida Sparse Matrix Collection. NA Digest, 92, 1994.","journal-title":"T. A. Davis. University of Florida Sparse Matrix Collection. NA Digest"},{"key":"e_1_3_2_1_10_1","volume-title":"2nd HiPEAC Workshop on Reconfigurable Computing","author":"Devos H.","year":"2008","unstructured":"H. Devos , J. V. Campenhout , and D. Stroobandt . Building an Application-specific Memory Hierarchy on FPGA . 2nd HiPEAC Workshop on Reconfigurable Computing , 2008 . H. Devos, J. V. Campenhout, and D. Stroobandt. Building an Application-specific Memory Hierarchy on FPGA. 2nd HiPEAC Workshop on Reconfigurable Computing, 2008."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.65"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1812707.1812734"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.121"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518232"},{"key":"e_1_3_2_1_17_1","volume-title":"Design, Automation, and Test in Europe (DATE)","author":"Nurvitadhi E.","year":"2010","unstructured":"E. Nurvitadhi , J. C. Hoe , T. Kam , and S.-L. Lu . Automatic Pipelining from Transactional Datapath Specifications . In Design, Automation, and Test in Europe (DATE) , 2010 . E. Nurvitadhi, J. C. Hoe, T. Kam, and S.-L. Lu. Automatic Pipelining from Transactional Datapath Specifications. In Design, Automation, and Test in Europe (DATE), 2010."},{"key":"e_1_3_2_1_18_1","volume-title":"Numerical Recipes in C: the Art of Scientific Computing","author":"Press W. H.","year":"1988","unstructured":"W. H. Press , B. P. Flannery , S. A. Teukolsky , and W. T. Vetterling . Numerical Recipes in C: the Art of Scientific Computing . Cambridge University Press , 1988 . W. H. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling. Numerical Recipes in C: the Art of Scientific Computing. Cambridge University Press, 1988."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067649.801719"},{"key":"e_1_3_2_1_21_1","volume-title":"Black-Scholes Option Pricing","author":"Podlozhnyuk Victor","year":"2007","unstructured":"Victor Podlozhnyuk . Black-Scholes Option Pricing , 2007 . Victor Podlozhnyuk. Black-Scholes Option Pricing, 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_24_1","unstructured":"Xilinx Inc. Virtex-7 Series Overview 2010.  Xilinx Inc. Virtex-7 Series Overview 2010."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275768"},{"key":"e_1_3_2_1_26_1","volume-title":"United States Patent No. 5,933,023.","author":"Young S. P.","year":"1996","unstructured":"S. P. Young . FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines , United States Patent No. 5,933,023. 1996 . S. P. Young. FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines, United States Patent No. 5,933,023. 1996."}],"event":{"name":"FPGA '11: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey CA USA","acronym":"FPGA '11","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950435","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1950413.1950435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:57Z","timestamp":1750243977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950435"}},"subtitle":["an in-fabric memory architecture for FPGA-based computing"],"short-title":[],"issued":{"date-parts":[[2011,2,27]]},"references-count":25,"alternative-id":["10.1145\/1950413.1950435","10.1145\/1950413"],"URL":"https:\/\/doi.org\/10.1145\/1950413.1950435","relation":{},"subject":[],"published":{"date-parts":[[2011,2,27]]},"assertion":[{"value":"2011-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}