{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T13:17:31Z","timestamp":1755695851649,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,2,27]],"date-time":"2011-02-27T00:00:00Z","timestamp":1298764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,2,27]]},"DOI":"10.1145\/1950413.1950447","type":"proceedings-article","created":{"date-parts":[[2011,3,3]],"date-time":"2011-03-03T08:48:05Z","timestamp":1299142085000},"page":"173-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["Timing-driven pathfinder pathology and remediation"],"prefix":"10.1145","author":[{"given":"Raphael Y.","family":"Rubin","sequence":"first","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]},{"given":"Andr\u00e9 M.","family":"DeHon","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"V. Betz. VPR and T-VPack: Versatile Packing Placement and Routing for FPGAs. http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html March 27 1999. Version 4.30.  V. Betz. VPR and T-VPack: Versatile Packing Placement and Routing for FPGAs. http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html March 27 1999. Version 4.30."},{"key":"e_1_3_2_1_2_1","first-page":"213","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1304 in LNCS","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose . VPR: A new packing, placement, and routing tool for FPGA research. In W. Luk, P. Y. K. Cheung, and M. Glesner, editors , Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1304 in LNCS , pages 213 -- 222 . Springer , August 1997 . V. Betz and J. Rose. VPR: A new packing, placement, and routing tool for FPGA research. In W. Luk, P. Y. K. Cheung, and M. Glesner, editors, Proceedings of the International Conference on Field-Programmable Logic and Applications, number 1304 in LNCS, pages 213--222. Springer, August 1997."},{"key":"e_1_3_2_1_3_1","unstructured":"V. Betz and J. Rose. FPGA Place-and-Route Challenge. http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html 1999.  V. Betz and J. Rose. FPGA Place-and-Route Challenge. http:\/\/www.eecg.toronto.edu\/~vaughn\/challenge\/challenge.html 1999."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887922"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360299"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_7_1","unstructured":"J. Rose etal VPR and T-VPack: Versatile Packing Placement and Routing for FPGAs. http:\/\/www.eecg.utoronto.ca\/vpr\/ 2008.  J. Rose et al. VPR and T-VPack: Versatile Packing Placement and Routing for FPGAs. http:\/\/www.eecg.utoronto.ca\/vpr\/ 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344677"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503071"}],"event":{"name":"FPGA '11: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '11"},"container-title":["Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950447","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1950413.1950447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:57Z","timestamp":1750243977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950447"}},"subtitle":["quantifying and reducing delay noise in VPR-pathfinder"],"short-title":[],"issued":{"date-parts":[[2011,2,27]]},"references-count":10,"alternative-id":["10.1145\/1950413.1950447","10.1145\/1950413"],"URL":"https:\/\/doi.org\/10.1145\/1950413.1950447","relation":{},"subject":[],"published":{"date-parts":[[2011,2,27]]},"assertion":[{"value":"2011-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}