{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:51Z","timestamp":1750307271005,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,2,27]],"date-time":"2011-02-27T00:00:00Z","timestamp":1298764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,2,27]]},"DOI":"10.1145\/1950413.1950450","type":"proceedings-article","created":{"date-parts":[[2011,3,3]],"date-time":"2011-03-03T08:48:05Z","timestamp":1299142085000},"page":"185-188","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["The RLOC is dead - long live the RLOC"],"prefix":"10.1145","author":[{"given":"Satnam","family":"Singh","sequence":"first","affiliation":[{"name":"Microsoft Research, Cambridge, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2011,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723140"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"e_1_3_2_1_4_1","unstructured":"Saar Drimer \"The Meaning and Reproducibility of FPGA Results\" Chapter 5 PhD Thesis \"Security for Volatile FPGAs.\" The University of Cambridge. November 2009.  Saar Drimer \"The Meaning and Reproducibility of FPGA Results\" Chapter 5 PhD Thesis \"Security for Volatile FPGAs.\" The University of Cambridge. November 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022986521797"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723118"},{"issue":"1","key":"e_1_3_2_1_7_1","first-page":"2","article-title":"Streams on Wires: A Query Compiler for FPGAs","volume":"2","author":"M\u00fcller Ren\u00e9","year":"2009","unstructured":"Ren\u00e9 M\u00fcller , Jens Teubner , Gustavo Alonso , \" Streams on Wires: A Query Compiler for FPGAs \", In Proceedings of the VLDB Endowment , Vol 2 , No. 1 -- 2 , 2009 . (VLDB 2009), Lyon, France. Ren\u00e9 M\u00fcller, Jens Teubner, Gustavo Alonso, \"Streams on Wires: A Query Compiler for FPGAs\", In Proceedings of the VLDB Endowment, Vol 2, No. 1--2, 2009. (VLDB 2009), Lyon, France.","journal-title":"Proceedings of the VLDB Endowment"},{"issue":"1","key":"e_1_3_2_1_8_1","first-page":"2","article-title":"Data Processingon FPGAs","volume":"2","author":"M\u00fcller Ren\u00e9","year":"2009","unstructured":"Ren\u00e9 M\u00fcller , Jens Teubner , Gustavo Alonso , \" Data Processingon FPGAs \", In Proceedings of the VLDB Endowment , Vol 2 , No. 1 -- 2 , 2009 . (VLDB 2009), Lyon, France. Ren\u00e9 M\u00fcller, Jens Teubner, Gustavo Alonso, \"Data Processingon FPGAs\", In Proceedings of the VLDB Endowment, Vol 2, No. 1--2, 2009. (VLDB 2009), Lyon, France.","journal-title":"Proceedings of the VLDB Endowment"},{"key":"e_1_3_2_1_9_1","volume-title":"Efficient, correct RTL from high-level specifications,\" Formal Methods and Models for Co-Design (MEMOCODE)","author":"Nikhil Rishiyur","year":"2004","unstructured":"Rishiyur Nikhil , \" Bluespec SystemVerilog : Efficient, correct RTL from high-level specifications,\" Formal Methods and Models for Co-Design (MEMOCODE) , 2004 . Rishiyur Nikhil, \"Bluespec SystemVerilog: Efficient, correct RTL from high-level specifications,\" Formal Methods and Models for Co-Design (MEMOCODE), 2004."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723129"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE Symposium on FPGAs for Custom Computing Machines (FCCM)","author":"Singh Satnam","year":"2000","unstructured":"Satnam Singh , \" Death of the RLOC?\" IEEE Symposium on FPGAs for Custom Computing Machines (FCCM) , April 2000 . Satnam Singh, \"Death of the RLOC?\" IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), April 2000."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2010.5447856"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.19"}],"event":{"name":"FPGA '11: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '11"},"container-title":["Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950450","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1950413.1950450","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:57Z","timestamp":1750243977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950450"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2,27]]},"references-count":13,"alternative-id":["10.1145\/1950413.1950450","10.1145\/1950413"],"URL":"https:\/\/doi.org\/10.1145\/1950413.1950450","relation":{},"subject":[],"published":{"date-parts":[[2011,2,27]]},"assertion":[{"value":"2011-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}