{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T01:49:33Z","timestamp":1761788973737,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,2,27]],"date-time":"2011-02-27T00:00:00Z","timestamp":1298764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,2,27]]},"DOI":"10.1145\/1950413.1950457","type":"proceedings-article","created":{"date-parts":[[2011,3,3]],"date-time":"2011-03-03T08:48:05Z","timestamp":1299142085000},"page":"227-236","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":62,"title":["Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect"],"prefix":"10.1145","author":[{"given":"Jason","family":"Luu","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Jason Helge","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Jonathan Scott","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2011,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/www.altera.com\/literature\/hb\/stratix-iv\/stx4_siv51001.pdf","author":"Device Family Overview Stratix IV","year":"2009","unstructured":"Stratix IV Device Family Overview . http:\/\/www.altera.com\/literature\/hb\/stratix-iv\/stx4_siv51001.pdf , 2009 . Stratix IV Device Family Overview. http:\/\/www.altera.com\/literature\/hb\/stratix-iv\/stx4_siv51001.pdf, 2009."},{"key":"e_1_3_2_1_2_1","volume-title":"http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf","author":"Family Overview Xilinx","year":"2009","unstructured":"Xilinx Virtex-6 Family Overview . http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf , 2009 . Xilinx Virtex-6 Family Overview. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf, 2009."},{"key":"e_1_3_2_1_3_1","volume-title":"September","author":"Configurable Logic Block User Xilinx","year":"2009","unstructured":"Xilinx Virtex-6 FPGA Configurable Logic Block User Guide. http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug364.pdf , September 2009 . Xilinx Virtex-6 FPGA Configurable Logic Block User Guide. http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug364.pdf, September 2009."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344675"},{"key":"e_1_3_2_1_5_1","first-page":"551","volume-title":"Input Sharing and Size. IEEE Custom Integrated Circuits Conf.","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose . Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs . Input Sharing and Size. IEEE Custom Integrated Circuits Conf. , pages 551 -- 554 , 1997 . V. Betz and J. Rose. Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input Sharing and Size. IEEE Custom Integrated Circuits Conf., pages 551--554, 1997."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126604001222"},{"key":"e_1_3_2_1_8_1","volume-title":"Fundamentals of Digital Logic with Verilog Design","author":"Brown S.","year":"2007","unstructured":"S. Brown and Z. Vranesic . Fundamentals of Digital Logic with Verilog Design . Tata McGraw-Hill , 2007 . S. Brown and Z. Vranesic. Fundamentals of Digital Logic with Verilog Design. Tata McGraw-Hill, 2007."},{"key":"e_1_3_2_1_9_1","first-page":"117","volume-title":"Improving Timing-Driven FPGA Packing with Physical Information. Int'l Conf. on Field Programmable Logic and Applications","author":"Chen D.","year":"2007","unstructured":"D. Chen , K. Vorwerk , and A. Kennings . Improving Timing-Driven FPGA Packing with Physical Information. Int'l Conf. on Field Programmable Logic and Applications , pages 117 -- 123 , 2007 . D. Chen, K. Vorwerk, and A. Kennings. Improving Timing-Driven FPGA Packing with Physical Information. Int'l Conf. on Field Programmable Logic and Applications, pages 117--123, 2007."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228391"},{"key":"e_1_3_2_1_11_1","first-page":"126","volume-title":"New Paradigms and Compilers","author":"Ebeling C.","year":"1996","unstructured":"C. Ebeling , D. Cronquist , and P. Franklin . RaPiD Reconfigurable Pipelined Datapath. Field-Programmable Logic Smart Applications , New Paradigms and Compilers , pages 126 -- 135 , 1996 . C. Ebeling, D. Cronquist, and P. Franklin. RaPiD Reconfigurable Pipelined Datapath. Field-Programmable Logic Smart Applications, New Paradigms and Compilers, pages 126--135, 1996."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002429"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006616"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344680"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/994706"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147035"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915545"},{"key":"e_1_3_2_1_19_1","volume-title":"A Hierarchical Description Language and Packing Algorithm for Heterogeneous FPGAs. Master's thesis","author":"Luu J.","year":"2010","unstructured":"J. Luu . A Hierarchical Description Language and Packing Algorithm for Heterogeneous FPGAs. Master's thesis , University of Toronto , Toronto, Ontario , Canada, 2010 . J. Luu. A Hierarchical Description Language and Packing Algorithm for Heterogeneous FPGAs. Master's thesis, University of Toronto, Toronto, Ontario, Canada, 2010."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117208"},{"key":"e_1_3_2_1_24_1","first-page":"354","volume-title":"Combinational and sequential mapping with priority cuts","author":"Mishchenko A.","year":"2007","unstructured":"A. Mishchenko , S. Cho , S. Chatterjee , and R. Brayton . Combinational and sequential mapping with priority cuts . In IEEE\/ACM Int'l Conf. on CAD , pages 354 -- 361 , 2007 . A. Mishchenko, S. Cho, S. Chatterjee, and R. Brayton. Combinational and sequential mapping with priority cuts. In IEEE\/ACM Int'l Conf. on CAD, pages 354--361, 2007."},{"key":"e_1_3_2_1_25_1","unstructured":"A. Mishchenko et al. ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/alanmi\/abc 2009.  A. Mishchenko et al. ABC: A System for Sequential Synthesis and Verification. http:\/\/www.eecs.berkeley.edu\/alanmi\/abc 2009."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045071"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518232"},{"key":"e_1_3_2_1_28_1","first-page":"877","volume-title":"A new FPGA packing algorithm based on the modeling method for logic block","author":"Ni G.","year":"2005","unstructured":"G. Ni , J. Tong , and J. Lai . A new FPGA packing algorithm based on the modeling method for logic block . In IEEE Int'l Conf. on ASICs , volume 2 , pages 877 -- 880 , Oct. 2005 . G. Ni, J. Tong, and J. Lai. A new FPGA packing algorithm based on the modeling method for logic block. In IEEE Int'l Conf. on ASICs, volume 2, pages 877--880, Oct. 2005."},{"key":"e_1_3_2_1_29_1","volume-title":"Master's thesis","author":"Paladino D.","year":"2008","unstructured":"D. Paladino . Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures . Master's thesis , University of Toronto , Toronto, Ontario , Canada, 2008 . D. Paladino. Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures. Master's thesis, University of Toronto, Toronto, Ontario, Canada, 2008."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"e_1_3_2_1_31_1","volume-title":"http:\/\/www.w3.org\/XML\/","author":"C. Extensible Markup","year":"2003","unstructured":"W3 C. Extensible Markup Language (XML). http:\/\/www.w3.org\/XML\/ , 2003 . W3C. Extensible Markup Language (XML). http:\/\/www.w3.org\/XML\/, 2003."},{"key":"e_1_3_2_1_32_1","first-page":"2345","volume-title":"Int'l Conf. on Solid-State and Integrated-Circuit Technology","author":"Wang K.","year":"2008","unstructured":"K. Wang , M. Yang , L. Wang , X. Zhou , and J. Tong . A novel packing algorithm for sparse crossbar FPGA architectures . In Int'l Conf. on Solid-State and Integrated-Circuit Technology , pages 2345 -- 2348 , 2008 . K. Wang, M. Yang, L. Wang, X. Zhou, and J. Tong. A novel packing algorithm for sparse crossbar FPGA architectures. In Int'l Conf. on Solid-State and Integrated-Circuit Technology, pages 2345--2348, 2008."},{"key":"e_1_3_2_1_33_1","volume-title":"MCNC","author":"Yang S.","year":"1991","unstructured":"S. Yang . Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 . MCNC , Jan , 1991 . S. Yang. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0. MCNC, Jan, 1991."}],"event":{"name":"FPGA '11: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '11"},"container-title":["Proceedings of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950457","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1950413.1950457","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:57Z","timestamp":1750243977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1950413.1950457"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2,27]]},"references-count":33,"alternative-id":["10.1145\/1950413.1950457","10.1145\/1950413"],"URL":"https:\/\/doi.org\/10.1145\/1950413.1950457","relation":{},"subject":[],"published":{"date-parts":[[2011,2,27]]},"assertion":[{"value":"2011-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}