{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:12Z","timestamp":1750307292229,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,3,14]],"date-time":"2011-03-14T00:00:00Z","timestamp":1300060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,3,14]]},"DOI":"10.1145\/1958746.1958816","type":"proceedings-article","created":{"date-parts":[[2011,3,15]],"date-time":"2011-03-15T16:37:50Z","timestamp":1300207070000},"page":"463-468","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Automatic performance model synthesis from hardware verification models"],"prefix":"10.1145","author":[{"suffix":"Jr.","given":"Robert H.","family":"Bell","sequence":"first","affiliation":[{"name":"IBM, Austin, TX, USA"}]},{"given":"Matyas","family":"Sustik","sequence":"additional","affiliation":[{"name":"IBM, Austin, TX, USA"}]},{"given":"David W.","family":"Cummings","sequence":"additional","affiliation":[{"name":"IBM, Austin, TX, USA"}]},{"given":"Jonathan R.","family":"Jackson","sequence":"additional","affiliation":[{"name":"IBM, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,3,14]]},"reference":[{"volume-title":"August 25, 2009.","author":"Augonnet C.","key":"e_1_3_2_1_1_1","unstructured":"C. Augonnet , S. Thibault and R. Namyst , \" Automatic Calibration of Performance Models on Heterogenous ulticore Architectures,\" Proceedings of the 3rd Workshop on Highly-Parallel Processing on a Chip , August 25, 2009. C. Augonnet, S. Thibault and R. Namyst, \"Automatic Calibration of Performance Models on Heterogenous ulticore Architectures,\" Proceedings of the 3rd Workshop on Highly-Parallel Processing on a Chip, August 25, 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.466.0691"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088164"},{"key":"e_1_3_2_1_4_1","volume-title":"International Symposium on Performance Analysis of Systems and Software (ISPASS), March 19--21","author":"Bell R H.","year":"2006","unstructured":"R H. Bell , Jr., R. R. Bhatia , L. K. John , J. Stuecheli , J Griswell , L. Capps , A. Blanchard , R. Thai , \"Automatic Testcase Synthesis and Performance Model Validation for High-Performance Power PC Processors ,\" International Symposium on Performance Analysis of Systems and Software (ISPASS), March 19--21 , 2006 . R H. Bell, Jr., R. R. Bhatia, L. K. John, J. Stuecheli, J Griswell, L. Capps, A. Blanchard, R. Thai, \"Automatic Testcase Synthesis and Performance Model Validation for High-Performance PowerPC Processors,\" International Symposium on Performance Analysis of Systems and Software (ISPASS), March 19--21, 2006."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.675637"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176765"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.565338"},{"key":"e_1_3_2_1_8_1","volume-title":"September","author":"Hughes C.","year":"2008","unstructured":"C. Hughes and T. Li , \" Accelerating Multi-Core Processor Design Space Evaluation using Automatic Multi-Threaded Workload Synthesis,\" International Symposium on Workoad Characterization (IISWC) , September 2008 . C. Hughes and T. Li, \"Accelerating Multi-Core Processor Design Space Evaluation using Automatic Multi-Threaded Workload Synthesis,\" International Symposium on Workoad Characterization (IISWC), September 2008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0053"},{"key":"e_1_3_2_1_11_1","volume-title":"Rapid Exploration of Pipelined Processors Through Automatic Generation of Synthesizable RTL Models,\" Proceedings of the 14th IEEE Workshop on Rapid Systems Prototyping","author":"Mishra P.","year":"2003","unstructured":"P. Mishra , A. Kajariwal , and N. Dutt , \" Rapid Exploration of Pipelined Processors Through Automatic Generation of Synthesizable RTL Models,\" Proceedings of the 14th IEEE Workshop on Rapid Systems Prototyping , 2003 . P. Mishra, A. Kajariwal, and N. Dutt, \"Rapid Exploration of Pipelined Processors Through Automatic Generation of Synthesizable RTL Models,\" Proceedings of the 14th IEEE Workshop on Rapid Systems Prototyping, 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188579"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0085-2"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"}],"event":{"name":"ICPE'11: Second Joint WOSP\/SIPEW International Conference on Performance Engineering","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","SIGSOFT ACM Special Interest Group on Software Engineering"],"location":"Karlsruhe Germany","acronym":"ICPE'11"},"container-title":["Proceedings of the 2nd ACM\/SPEC International Conference on Performance engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1958746.1958816","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1958746.1958816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:42Z","timestamp":1750244382000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1958746.1958816"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3,14]]},"references-count":14,"alternative-id":["10.1145\/1958746.1958816","10.1145\/1958746"],"URL":"https:\/\/doi.org\/10.1145\/1958746.1958816","relation":{},"subject":[],"published":{"date-parts":[[2011,3,14]]},"assertion":[{"value":"2011-03-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}