{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T11:20:26Z","timestamp":1790940026181,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T00:00:00Z","timestamp":1299283200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000105","name":"Office of Cyberinfrastructure","doi-asserted-by":"publisher","award":["CCF-0905459OCI-0910735"],"award-info":[{"award-number":["CCF-0905459OCI-0910735"]}],"id":[{"id":"10.13039\/100000105","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0905459OCI-0910735"],"award-info":[{"award-number":["CCF-0905459OCI-0910735"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,3,5]]},"DOI":"10.1145\/1964179.1964192","type":"proceedings-article","created":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T15:55:37Z","timestamp":1301673337000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":39,"title":["A framework for dynamically instrumenting GPU compute applications within GPU Ocelot"],"prefix":"10.1145","author":[{"given":"Naila","family":"Farooqui","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Kerr","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gregory","family":"Diamos","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Yalamanchili","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Schwan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2011,3,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"December","author":"Khronos OpenCL Working Group","year":"2008","unstructured":"Khronos OpenCL Working Group . The OpenCL Specification , December 2008 . Khronos OpenCL Working Group. The OpenCL Specification, December 2008."},{"key":"e_1_3_2_1_2_1","volume-title":"NVIDIA CUDA Compute Unified Device Architecture","year":"2008","unstructured":"Nvidia. NVIDIA CUDA Compute Unified Device Architecture . NVIDIA Corporation , Santa Clara , California, 2.1 edition, October 2008 . Nvidia. NVIDIA CUDA Compute Unified Device Architecture. NVIDIA Corporation, Santa Clara, California, 2.1 edition, October 2008."},{"key":"e_1_3_2_1_3_1","volume-title":"NVIDIA Compute PTX: Parallel Thread Execution","year":"2008","unstructured":"Nvidia. NVIDIA Compute PTX: Parallel Thread Execution . NVIDIA Corporation , Santa Clara , California, 1.3 edition, October 2008 . Nvidia. NVIDIA Compute PTX: Parallel Thread Execution. NVIDIA Corporation, Santa Clara, California, 1.3 edition, October 2008."},{"key":"e_1_3_2_1_4_1","volume-title":"June","author":"Diamos Gregory","year":"2009","unstructured":"Gregory Diamos , Andrew Kerr , and Sudhakar Yalamanchili . Gpuocelot: A binary translation framework for ptx ., June 2009 . http:\/\/code.google.com\/p\/gpuocelot\/. Gregory Diamos, Andrew Kerr, and Sudhakar Yalamanchili. Gpuocelot: A binary translation framework for ptx., June 2009. http:\/\/code.google.com\/p\/gpuocelot\/."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964179.1964186"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306801"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_10_1","volume-title":"The parboil benchmark suite","year":"2007","unstructured":"Impact. The parboil benchmark suite , 2007 . Impact. The parboil benchmark suite, 2007."},{"key":"e_1_3_2_1_11_1","volume-title":"NVIDIA","author":"Nvidia Corporation","year":"2009","unstructured":"Nvidia Corporation . Nvidia's next generation compute architecture: Fermi. white paper , NVIDIA , November 2009 . Nvidia Corporation. Nvidia's next generation compute architecture: Fermi. white paper, NVIDIA, November 2009."},{"key":"e_1_3_2_1_12_1","volume-title":"NVIDIA Compute Visual Profiler","year":"2010","unstructured":"Nvidia. NVIDIA Compute Visual Profiler . NVIDIA Corporation , Santa Clara , California, 1.0 edition, October 2010 . Nvidia. NVIDIA Compute Visual Profiler. NVIDIA Corporation, Santa Clara, California, 1.0 edition, October 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519138.1519141"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815998"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_16_1","volume-title":"Third Workshop on Software Tools for MultiCore Systems (STMCS)","author":"Boyer Michael","year":"2008","unstructured":"Michael Boyer , Kevin Skadron , and Westley Weimer . Automated dynamic analysis of cuda programs . Third Workshop on Software Tools for MultiCore Systems (STMCS) , 2008 . Michael Boyer, Kevin Skadron, and Westley Weimer. Automated dynamic analysis of cuda programs. Third Workshop on Software Tools for MultiCore Systems (STMCS), 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014875"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555775"}],"event":{"name":"GPGPU-4: Fourth Workshop on General Purpose Processing on Graphics Processing Units","location":"Newport Beach California USA","acronym":"GPGPU-4"},"container-title":["Proceedings of the Fourth Workshop on General Purpose Processing on Graphics Processing Units"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1964179.1964192","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1964179.1964192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:26:47Z","timestamp":1750278407000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1964179.1964192"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3,5]]},"references-count":19,"alternative-id":["10.1145\/1964179.1964192","10.1145\/1964179"],"URL":"https:\/\/doi.org\/10.1145\/1964179.1964192","relation":{},"subject":[],"published":{"date-parts":[[2011,3,5]]},"assertion":[{"value":"2011-03-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}