{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:11:50Z","timestamp":1774800710254,"version":"3.50.1"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2011,6]]},"abstract":"<jats:p>Functional verification of modern digital designs is a crucial, time-consuming task impacting not only the correctness of the final product, but also its time to market. At the heart of most of today\u2019s verification efforts is logic simulation, used heavily to verify the functional correctness of a design for a broad range of abstraction levels. In mainstream industry verification methodologies, typical setups coordinate the validation effort of a complex digital system by distributing logic simulation tasks among vast server farms for months at a time. Yet, the performance of logic simulation is not sufficient to satisfy the demand, leading to incomplete validation processes, escaped functional bugs, and continuous pressure on the EDA industry to develop faster simulation solutions.<\/jats:p>\n          <jats:p>In this work we propose GCS, a solution to boost the performance of logic simulation, gate-level simulation in particular, by more than a factor of 10 using recent hardware advances in Graphic Processing Unit (GPU) technology. Noting the vast available parallelism in the hardware of modern GPUs and the inherently parallel structures of gate-level netlists, we propose novel algorithms for the efficient mapping of complex designs to parallel hardware.<\/jats:p>\n          <jats:p>Our novel simulation architecture maximizes the utilization of concurrent hardware resources while minimizing expensive communication overhead. The experimental results show that our GPU-based simulator is capable of handling the validation of industrial-size designs while delivering more than an order-of-magnitude performance improvements on average, over the fastest multithreaded simulators commercially available.<\/jats:p>","DOI":"10.1145\/1970353.1970363","type":"journal-article","created":{"date-parts":[[2011,6,14]],"date-time":"2011-06-14T14:44:54Z","timestamp":1308062694000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Gate-Level Simulation with GPU Computing"],"prefix":"10.1145","volume":"16","author":[{"given":"Debapriya","family":"Chatterjee","sequence":"first","affiliation":[{"name":"University of Michigan"}]},{"given":"Andrew","family":"Deorio","sequence":"additional","affiliation":[{"name":"University of Michigan"}]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[{"name":"University of Michigan"}]}],"member":"320","published-online":{"date-parts":[[2011,6]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"AMD 2008. ATI Stream Technology. AMD.  AMD 2008. ATI Stream Technology . AMD."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19960477"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270308"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the Annual Simulation Symposium. 12--20","author":"Bauer H.","unstructured":"Bauer , H. and Sporrer , C . 1993. Reducing rollback overhead in time-warp based distributed simulation with optimized incremental state saving . In Proceedings of the Annual Simulation Symposium. 12--20 . Bauer, H. and Sporrer, C. 1993. Reducing rollback overhead in time-warp based distributed simulation with optimized incremental state saving. In Proceedings of the Annual Simulation Symposium. 12--20."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/503956.503964"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37890"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/358598.358613"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 1332--1337","author":"Chatterjee D.","unstructured":"Chatterjee , D. , DeOrio , A. , and Bertacco , V . 2009b. GCS: High-Performance gate-level simulation with GP-GPUs . In Proceedings of the Design, Automation and Test in Europe Conference. 1332--1337 . Chatterjee, D., DeOrio, A., and Bertacco, V. 2009b. GCS: High-Performance gate-level simulation with GP-GPUs. In Proceedings of the Design, Automation and Test in Europe Conference. 1332--1337."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687501"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the Design Automation Conference. 55--59","author":"Denneau M.","year":"1982","unstructured":"Denneau , M. 1982 . The Yorktown simulation engine . In Proceedings of the Design Automation Conference. 55--59 . Denneau, M. 1982. The Yorktown simulation engine. In Proceedings of the Design Automation Conference. 55--59."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1260725"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the Design Automation Conference. 20--26","author":"Frank E.","year":"1986","unstructured":"Frank , E. 1986 . Exploiting parallelism in a switch-level simulation machine . In Proceedings of the Design Automation Conference. 20--26 . Frank, E. 1986. Exploiting parallelism in a switch-level simulation machine. In Proceedings of the Design Automation Conference. 20--26."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391679"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 260--265","author":"Gulati K.","unstructured":"Gulati , K. and Khatri , S. P . 2009. Accelerating statistical static timing analysis using graphics processing units . In Proceedings of the Asia and South Pacific Design Automation Conference. 260--265 . Gulati, K. and Khatri, S. P. 2009. Accelerating statistical static timing analysis using graphics processing units. In Proceedings of the Asia and South Pacific Design Automation Conference. 260--265."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 403--408","author":"Gulati K.","unstructured":"Gulati , K. , Croix , J. F. , Khatri , S. P. , and Shastry , R . 2009. Fast circuit simulation on graphics processing units . In Proceedings of the Asia and South Pacific Design Automation Conference. 403--408 . Gulati, K., Croix, J. F., Khatri, S. P., and Shastry, R. 2009. Fast circuit simulation on graphics processing units. In Proceedings of the Asia and South Pacific Design Automation Conference. 403--408."},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the International Conference on Computer Design. 508--511","author":"Karthik S.","unstructured":"Karthik , S. and Abraham , J. A . 1992. Distributed VLSI simulation on a network of workstations . In Proceedings of the International Conference on Computer Design. 508--511 . Karthik, S. and Abraham, J. A. 1992. Distributed VLSI simulation on a network of workstations. In Proceedings of the International Conference on Computer Design. 508--511."},{"key":"e_1_2_1_20_1","unstructured":"Khronos Group. 2011. Khronos group. http:\/\/www.khronos.org\/. Khronos Group . 2011. Khronos group. http:\/\/www.khronos.org\/."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the International Symposium on Parallel Processing. 942--948","author":"Kim H. K.","unstructured":"Kim , H. K. and Chung , S. M . 1994. Parallel logic simulation using time warp on shared-memory multiprocessors . In Proceedings of the International Symposium on Parallel Processing. 942--948 . Kim, H. K. and Chung, S. M. 1994. Parallel logic simulation using time warp on shared-memory multiprocessors. In Proceedings of the International Symposium on Parallel Processing. 942--948."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996654"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.137501"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630153"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/158459.158469"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the European Design Automation Conference. 76--80","author":"Matsumoto Y.","unstructured":"Matsumoto , Y. and Taki , K . 1992. Parallel logic simulation on a distributed memory machine . In Proceedings of the European Design Automation Conference. 76--80 . Matsumoto, Y. and Taki, K. 1992. Parallel logic simulation on a distributed memory machine. In Proceedings of the European Design Automation Conference. 76--80."},{"key":"e_1_2_1_27_1","volume-title":"Department of Computer Science","author":"Meister G.","unstructured":"Meister , G. 1993. A survey on parallel logic simulation. Tech. rep ., Department of Computer Science , University of Saarland. Meister, G. 1993. A survey on parallel logic simulation. Tech. rep., Department of Computer Science, University of Saarland."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/6462.6485"},{"key":"e_1_2_1_29_1","unstructured":"NVIDIA. 2007. CUDA Compute Unified Device Architecture. NVIDIA. NVIDIA . 2007. CUDA Compute Unified Device Architecture . NVIDIA."},{"key":"e_1_2_1_30_1","unstructured":"OpenCores. 2011. http:\/\/www.opencores.org\/. OpenCores . 2011. http:\/\/www.opencores.org\/."},{"key":"e_1_2_1_31_1","unstructured":"OpenSPARC. 2011. Sun Microsystems OpenSPARC. http:\/\/opensparc.net\/. OpenSPARC . 2011. Sun Microsystems OpenSPARC. http:\/\/opensparc.net\/."},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the International Test Synthesis Workshop.","author":"Perinkulam A.","unstructured":"Perinkulam , A. and Kundu , S . 2007. Logic simulation using graphics processors . In Proceedings of the International Test Synthesis Workshop. Perinkulam, A. and Kundu, S. 2007. Logic simulation using graphics processors. In Proceedings of the International Test Synthesis Workshop."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629961"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the International Conference on Computer Design. 664--667","author":"Smith S.","unstructured":"Smith , S. , Underwood , W. , and Mercer , M. R . 1987. An analysis of several approaches to circuit partitioning for parallel logic simulation . In Proceedings of the International Conference on Computer Design. 664--667 . Smith, S., Underwood, W., and Mercer, M. R. 1987. An analysis of several approaches to circuit partitioning for parallel logic simulation. In Proceedings of the International Conference on Computer Design. 664--667."},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the Design Automation Conference. 166--171","author":"Soul\u00e9 L.","unstructured":"Soul\u00e9 , L. and Blank , T . 1988. Parallel logic simulation on general purpose machines . In Proceedings of the Design Automation Conference. 166--171 . Soul\u00e9, L. and Blank, T. 1988. Parallel logic simulation on general purpose machines. In Proceedings of the Design Automation Conference. 166--171."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1970353.1970363","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1970353.1970363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:52Z","timestamp":1750243972000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1970353.1970363"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,6]]}},"alternative-id":["10.1145\/1970353.1970363"],"URL":"https:\/\/doi.org\/10.1145\/1970353.1970363","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]},"assertion":[{"value":"2010-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}