{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:48Z","timestamp":1750307268813,"version":"3.41.0"},"reference-count":46,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2005-HJ-1331"],"award-info":[{"award-number":["2005-HJ-1331"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0614957"],"award-info":[{"award-number":["CNS-0614957"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2011,6]]},"abstract":"<jats:p>We introduce thread warping, a dynamic optimization technique that customizes multicore architectures to a given application by dynamically synthesizing threads into custom accelerator circuits on FPGAs (Field-Programmable Gate Arrays). Thread warping builds upon previous dynamic synthesis techniques for single-threaded applications, enabling dynamic architectural adaptation to different amounts of thread-level parallelism, while also exploiting parallelism within each thread to further improve performance. Furthermore, thread warping maintains the important separation of function from architecture, enabling portability of applications to architectures with different quantities of microprocessors and FPGAs, an advantage not shared by static compilation\/synthesis approaches. We introduce an approach consisting of CAD tools and operating system support that enables thread warping on potentially any microprocessor\/FPGA architecture. We evaluate thread warping using a simulator for high-performance computing systems with different interconnections in addition to multicore embedded systems having between 4 and 64 ARM11 microprocessors. On average, thread warping achieved approximately 3x speedup compared to a high-performance quad-core Intel Xeon and 109x compared to an embedded system consisting of 4 ARM11 cores, with a size cost approximately equal to 36 ARM11 cores.<\/jats:p>","DOI":"10.1145\/1970353.1970365","type":"journal-article","created":{"date-parts":[[2011,6,14]],"date-time":"2011-06-14T14:44:54Z","timestamp":1308062694000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Thread Warping"],"prefix":"10.1145","volume":"16","author":[{"given":"Greg","family":"Stitt","sequence":"first","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Vahid","sequence":"additional","affiliation":[{"name":"University of California, Riverside"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera Inc. 2011. Increasing productivity with Quartus II incremental compilation. http:\/\/www.altera.com\/support\/software\/incremental\/sof-qts-increment-comp.html. Altera Inc. 2011. Increasing productivity with Quartus II incremental compilation. http:\/\/www.altera.com\/support\/software\/incremental\/sof-qts-increment-comp.html."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228372"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1260732"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391486"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065771"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_1_8_1","unstructured":"Cifuentes C. 1994. Reverse compilation techniques. Ph.D. thesis Queensland University of Technology. Cifuentes C. 1994. Reverse compilation techniques. Ph.D. thesis Queensland University of Technology."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/647473.727463"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.825697"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.06.007"},{"volume-title":"Proceedings of the 11th Working Conference onReverse Engineering. 27--36","author":"Emmerik M.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309923"},{"key":"e_1_2_1_16_1","unstructured":"GiDEL 2011. GiDEL PROC boards. http:\/\/www.gidel.com\/PROCBoards.htm. GiDEL 2011. GiDEL PROC boards. http:\/\/www.gidel.com\/PROCBoards.htm."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300982"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944652"},{"key":"e_1_2_1_19_1","unstructured":"Grotker T. 2002. System Design with SystemC. Kluwer Academic Publishers Norwell MA. Grotker T. 2002. System Design with SystemC . Kluwer Academic Publishers Norwell MA."},{"volume-title":"Proceedings of the 16th International Conference on VLSI Design. 461--466","author":"Gupta S.","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"volume-title":"Proceedings of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines. 12--21","author":"Hauser J.","key":"e_1_2_1_22_1"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/165496.165500"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328554.1328560"},{"key":"e_1_2_1_25_1","unstructured":"Impulse Accelerated Technologies Inc. 2011. Impulse c. http:\/\/www.impulseaccelerated.com\/. Impulse Accelerated Technologies Inc. 2011. Impulse c. http:\/\/www.impulseaccelerated.com\/."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016730"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216950"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/301177.301190"},{"key":"e_1_2_1_29_1","first-page":"1","article-title":"Design and implementation of a lightweight dynamic optimization system","volume":"6","author":"Lu J.","year":"2004","journal-title":"J. Instruc.-Level Parallel."},{"key":"e_1_2_1_30_1","unstructured":"Ludwig S. 2005. Fast hardware synthesis tools and a reconfigurable coprocessor. Ph.D. thesis ETH Zurich. Ludwig S. 2005. Fast hardware synthesis tools and a reconfigurable coprocessor. Ph.D. thesis ETH Zurich."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142980.1142986"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.12"},{"key":"e_1_2_1_33_1","unstructured":"Mentor Graphics Corp. 2011. Catapult c synthesis. http:\/\/www.mentor.com\/esl\/catapult\/overview. Mentor Graphics Corp. 2011. Catapult c synthesis. http:\/\/www.mentor.com\/esl\/catapult\/overview."},{"key":"e_1_2_1_34_1","unstructured":"Micheli G. D. 1994. Synthesis and Optimization of Digital Circuits 1st Ed. McGraw-Hill Higher Education. Micheli G. D. 1994. Synthesis and Optimization of Digital Circuits 1st Ed. McGraw-Hill Higher Education."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996678"},{"key":"e_1_2_1_36_1","unstructured":"Nallatech Inc. 2011. Nallatech PCI express cards. http:\/\/www.nallatech.com\/pci-express-cards.html. Nallatech Inc. 2011. Nallatech PCI express cards. http:\/\/www.nallatech.com\/pci-express-cards.html."},{"key":"e_1_2_1_37_1","unstructured":"SRC Computers LLC. 2011. SRC MAP processor. http:\/\/www.srccomp.com\/techpubs\/map.asp. SRC Computers LLC. 2011. SRC MAP processor. http:\/\/www.srccomp.com\/techpubs\/map.asp."},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. IEEE Computer Society","author":"Stitt G.","key":"e_1_2_1_38_1"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775896"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046208"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084905"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"e_1_2_1_43_1","unstructured":"Wind River 2011. Wind river vxworks. http:\/\/www.windriver.com\/products\/vxworks\/. Wind River 2011. Wind river vxworks. http:\/\/www.windriver.com\/products\/vxworks\/."},{"key":"e_1_2_1_44_1","unstructured":"Xilinx Inc. 2011. Xilinx virtex 5 fxt. http:\/\/www.xilinx.com\/products\/virtex5\/fxt.htm. Xilinx Inc. 2011. Xilinx virtex 5 fxt. http:\/\/www.xilinx.com\/products\/virtex5\/fxt.htm."},{"key":"e_1_2_1_45_1","unstructured":"XtremeData Inc. 2011. Xtremedata accelerators. http:\/\/www.xtremedata.com\/products\/accelerators. XtremeData Inc. 2011. Xtremedata accelerators. http:\/\/www.xtremedata.com\/products\/accelerators."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.7"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1970353.1970365","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1970353.1970365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:53Z","timestamp":1750243973000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1970353.1970365"}},"subtitle":["Dynamic and Transparent Synthesis of Thread Accelerators"],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":46,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,6]]}},"alternative-id":["10.1145\/1970353.1970365"],"URL":"https:\/\/doi.org\/10.1145\/1970353.1970365","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2011,6]]},"assertion":[{"value":"2009-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}