{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:34Z","timestamp":1750307254729,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973017","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"31-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["VISION"],"prefix":"10.1145","author":[{"given":"Nishit Ashok","family":"Kapadia","sequence":"first","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"589","article-title":"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65 nm CMOS","volume":"98","author":"Vangal S.","year":"2007","unstructured":"S. Vangal , \" An 80-Tile 1.28 TFLOPS Network-on-Chip in 65 nm CMOS ,\" Proc. IEEE ISSCC; pp. 98 -- 589 , Feb. 2007 . S. Vangal et al., \"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65 nm CMOS,\" Proc. IEEE ISSCC; pp. 98 -- 589, Feb. 2007.","journal-title":"Proc. IEEE ISSCC; pp."},{"key":"e_1_3_2_1_2_1","unstructured":"Tilera Corporation. TILE64\" Processor. Product Brief. 2007.  Tilera Corporation. TILE64\" Processor. Product Brief. 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_4_1","volume-title":"Digital Integrated Circuits","author":"Rabaey J. M.","year":"1996","unstructured":"J. M. Rabaey , Digital Integrated Circuits . Prentice Hall , 1996 . J. M. Rabaey, Digital Integrated Circuits. Prentice Hall, 1996."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.509"},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE Workshop on VLSI, pp: 119--126","author":"Chelcea T.","year":"2000","unstructured":"T. Chelcea and S. Nowick , \" A low latency FIFO for mixed-clock system,\" Proc . IEEE Workshop on VLSI, pp: 119--126 , April 2000 . T. Chelcea and S. Nowick, \"A low latency FIFO for mixed-clock system,\" Proc. IEEE Workshop on VLSI, pp: 119--126, April 2000."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176265"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. ICCAD, pp: 264--269","author":"Jang W.","year":"2008","unstructured":"W. Jang , D. Ding , D. Pan , \" A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-Chip,\" Proc. ICCAD, pp: 264--269 , Nov. 2008 . W. Jang, D. Ding, D. Pan, \"A Voltage-Frequency Island Aware Energy Optimization Framework for Networks-on-Chip,\" Proc. ICCAD, pp: 264--269, Nov. 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630121"},{"key":"e_1_3_2_1_12_1","volume-title":"ASPDAC.","author":"P.","year":"2010","unstructured":"P. Zhou et al., \"Application-Specific 3D Network-on-Chip Design Using Simulated Allocation,\" Proc . ASPDAC. Jan. , 2010 . P.Zhou et al., \"Application-Specific 3D Network-on-Chip Design Using Simulated Allocation,\" Proc. ASPDAC. Jan., 2010."},{"key":"e_1_3_2_1_13_1","volume-title":"DATE","author":"Srinivasan K.","year":"2006","unstructured":"K. Srinivasan , K. Chatha , \"A low complexity heuristic for design of custom network-on-chip architectures,\" Proc . DATE , 2006 . K. Srinivasan, K. Chatha, \"A low complexity heuristic for design of custom network-on-chip architectures,\" Proc. DATE, 2006."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278512"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1774088.1774197"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278509"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"J. Hu R. Marculescu; \"Communication and task scheduling of application-specific networks-on-chip \" IEE CDT 152(5) Sep. 2005.  J. Hu R. Marculescu; \"Communication and task scheduling of application-specific networks-on-chip \" IEE CDT 152(5) Sep. 2005.","DOI":"10.1049\/ip-cdt:20045092"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"e_1_3_2_1_22_1","unstructured":"http:\/\/www.arm.com\/products\/processors\/selector.php  http:\/\/www.arm.com\/products\/processors\/selector.php"},{"key":"e_1_3_2_1_23_1","unstructured":"http:\/\/ziyang.eecs.umich.edu\/~dickrp\/tgff\/  http:\/\/ziyang.eecs.umich.edu\/~dickrp\/tgff\/"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118344"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874721"},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. CSW, pp: 119--126","author":"Chelcea T.","year":"2002","unstructured":"T. Chelcea , S. Nowick; \"A Low-Latency for Mixed-Clock Systems ,\" Proc. CSW, pp: 119--126 , Apr. 2002 . T. Chelcea, S. Nowick; \"A Low-Latency for Mixed-Clock Systems,\" Proc. CSW, pp: 119--126, Apr. 2002."},{"key":"e_1_3_2_1_27_1","unstructured":"W. Dally B. Towles; Principles and Practices of Interconnection Networks. Morgan Kauffman 2005.   W. Dally B. Towles; Principles and Practices of Interconnection Networks. Morgan Kauffman 2005."}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973017","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:22Z","timestamp":1750243942000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973017"}},"subtitle":["a framework for voltage island aware synthesis of interconnection networks-on-chip"],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":27,"alternative-id":["10.1145\/1973009.1973017","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973017","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}