{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:34Z","timestamp":1750307254712,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973021","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"55-60","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Multi-objective topology synthesis and FPGA prototyping framework of application specific network-on-chip"],"prefix":"10.1145","author":[{"given":"Xinyu","family":"Li","sequence":"first","affiliation":[{"name":"ENSTA ParisTech, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar","family":"Hammami","sequence":"additional","affiliation":[{"name":"ENSTA ParisTech, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397991"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017079"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011205"},{"volume-title":"System-on-Chip, 2009. SOC 2009. International Symposium on, 027-031","author":"Bhardwaj K.","key":"e_1_3_2_1_8_1","unstructured":"Bhardwaj , K. and Jena , R.K . 2009. Energy and bandwidth aware mapping of IPs onto regular NoC architectures using Multi-Objective Genetic Algorithms . System-on-Chip, 2009. SOC 2009. International Symposium on, 027-031 Bhardwaj, K. and Jena, R.K. 2009. Energy and bandwidth aware mapping of IPs onto regular NoC architectures using Multi-Objective Genetic Algorithms. System-on-Chip, 2009. SOC 2009. International Symposium on, 027-031"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899844"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538765"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016765"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_3_2_1_13_1","unstructured":"Open Core Protocol Specification Release 2.2 OCP International Partnership http:\/\/www.ocpip.org\/  Open Core Protocol Specification Release 2.2 OCP International Partnership http:\/\/www.ocpip.org\/"},{"key":"e_1_3_2_1_14_1","unstructured":"OSCI TLM 2 User Manual Version 1.0.0. Nov. 2007  OSCI TLM 2 User Manual Version 1.0.0. Nov. 2007"},{"volume-title":"Transaction-level Modeling with SystemC - TLM Concepts and Applications for Embedded Systems","author":"Ghenassia","key":"e_1_3_2_1_15_1","unstructured":"F. Ghenassia . 2005. Transaction-level Modeling with SystemC - TLM Concepts and Applications for Embedded Systems . Springer F.Ghenassia. 2005. Transaction-level Modeling with SystemC - TLM Concepts and Applications for Embedded Systems. Springer"},{"volume-title":"SystemC Methodologies and applications","author":"Muller W.","key":"e_1_3_2_1_16_1","unstructured":"W. Muller , W. Rosenstiel and J. Ruf . 2003. SystemC Methodologies and applications . Kluwer Academic Publishers . W.Muller, W.Rosenstiel and J.Ruf. 2003. SystemC Methodologies and applications. Kluwer Academic Publishers."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723118"},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition, 2007. DATE '07","author":"Kumar A.","year":"2007","unstructured":"Kumar , A. ; Hansson , A. ; Huisken , J. ; Corp oraal, H.;, \" An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip,\" Design , Automation & Test in Europe Conference & Exhibition, 2007. DATE '07 , pp. 1 -- 6 , 16--20 April 2007 Kumar, A.; Hansson, A.; Huisken, J.; Corporaal, H.;, \"An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip,\" Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07, pp.1--6, 16--20 April 2007"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973021","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:22Z","timestamp":1750243942000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973021"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":19,"alternative-id":["10.1145\/1973009.1973021","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973021","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}