{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:34Z","timestamp":1750307254968,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973034","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"121-126","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A 7T SRAM bit-cell for low-power embedded memories"],"prefix":"10.1145","author":[{"given":"Wasim","family":"Hussain","sequence":"first","affiliation":[{"name":"Concordia University, Montreal, PQ, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shah M.","family":"Jahinuzzaman","sequence":"additional","affiliation":[{"name":"Concordia University, Montreal, PQ, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"first-page":"292","volume-title":"Logic VDD and Dynamic Power Rails. Symposium On VLSl Circuits Digest of Technical Papers.","author":"Bhavnaganvala A. J.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021088"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523073"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"e_1_3_2_1_8_1","first-page":"21","volume-title":"Solid-State Design","author":"Schmidt J. D.","year":"1965"},{"key":"e_1_3_2_1_9_1","volume-title":"IEEE Journal of Solid-State Circuits","volume":"22","author":"Seevinck E.","year":"1987"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043462"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907173"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973034","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:23Z","timestamp":1750243943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973034"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":12,"alternative-id":["10.1145\/1973009.1973034","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973034","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}