{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T06:59:19Z","timestamp":1760079559628,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973040","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"151-156","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A design methodology for the automatic sizing of standard-cell libraries"],"prefix":"10.1145","author":[{"given":"Christian","family":"Pilato","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Pandini","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Agrate Brianza (MI), Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ITC'99 Web page. Available at: http:\/\/www.cad.polito.it\/tools\/itc99.html.  ITC'99 Web page. Available at: http:\/\/www.cad.polito.it\/tools\/itc99.html."},{"key":"e_1_3_2_1_2_1","unstructured":"Nangate Library Creator. http:\/\/www.nangate.com.  Nangate Library Creator. http:\/\/www.nangate.com."},{"key":"e_1_3_2_1_3_1","unstructured":"Design Compiler User's Manual 2008. Synopsys Inc.  Design Compiler User's Manual 2008. Synopsys Inc."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2009.5505245"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. Int. Workshop Power and Timing Models, Optimization and Simulation (PATMOS)","author":"Dragone N.","year":"1998","unstructured":"N. Dragone , C. Guardiani , R. Zafalon , and P. Meier . An innovative methodology for the design automation of low power libraries . In Proc. Int. Workshop Power and Timing Models, Optimization and Simulation (PATMOS) , 1998 . N. Dragone, C. Guardiani, R. Zafalon, and P. Meier. An innovative methodology for the design automation of low power libraries. In Proc. Int. Workshop Power and Timing Models, Optimization and Simulation (PATMOS), 1998."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368758"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510604"},{"key":"e_1_3_2_1_8_1","first-page":"378","volume-title":"Proceedings of ICCD '96","author":"Guan B.","year":"1996","unstructured":"B. Guan and C. Sechen . Large standard cell libraries and their impact on layout area and circuit performance . In Proceedings of ICCD '96 , pages 378 -- 383 , 1996 . B. Guan and C. Sechen. Large standard cell libraries and their impact on layout area and circuit performance. In Proceedings of ICCD '96, pages 378 --383, 1996."},{"key":"e_1_3_2_1_9_1","first-page":"220","article-title":"Optimization by Simulated Annealing. Science","volume":"4598","author":"Kirkpatrick S.","year":"1983","unstructured":"S. Kirkpatrick , C. D. Gelatt , and M. P. Vecchi . Optimization by Simulated Annealing. Science , Number 4598 , 13 May 1983 , 220 , 4598:671--680, 1983. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by Simulated Annealing. Science, Number 4598, 13 May 1983, 220, 4598:671--680, 1983.","journal-title":"Number"},{"key":"e_1_3_2_1_10_1","unstructured":"Nangate. 45nm Open Cell Library v1.3. http:\/\/www.nangate.com. 2009.  Nangate. 45nm Open Cell Library v1.3. http:\/\/www.nangate.com. 2009."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.69"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228859"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379752"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509492"}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973040","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:23Z","timestamp":1750243943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973040"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":15,"alternative-id":["10.1145\/1973009.1973040","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973040","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}