{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:34Z","timestamp":1750307254949,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973048","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"193-198","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An approximation algorithm for cofactoring-based synthesis"],"prefix":"10.1145","author":[{"given":"Anna","family":"Bernasconi","sequence":"first","affiliation":[{"name":"Universita' di Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentina","family":"Ciriani","sequence":"additional","affiliation":[{"name":"Universita' degli Studi di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentino","family":"Liberali","sequence":"additional","affiliation":[{"name":"Universita' degli Studi di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriella","family":"Trucco","sequence":"additional","affiliation":[{"name":"Universita' degli Studi di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiziano","family":"Villa","sequence":"additional","affiliation":[{"name":"Universita' degli Studi di Verona, Verona, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.105"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874971"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065705"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2003.12.010"},{"key":"e_1_3_2_1_5_1","volume-title":"Computer and Intractability: A Guide to the Theory of NP-completeness","author":"Garey M.","year":"1979","unstructured":"M. Garey and D. Johnson . Computer and Intractability: A Guide to the Theory of NP-completeness . W.H. Freeman and Company , 1979 . M. Garey and D. Johnson. Computer and Intractability: A Guide to the Theory of NP-completeness. W.H. Freeman and Company, 1979."},{"key":"e_1_3_2_1_6_1","first-page":"109","volume-title":"New Generalizations of Shannon Decomposition. In Int. Workshop on Applications of Reed-Muller Expansion in Circuit Design","author":"Kerntopf P.","year":"2001","unstructured":"P. Kerntopf . New Generalizations of Shannon Decomposition. In Int. Workshop on Applications of Reed-Muller Expansion in Circuit Design , pages 109 -- 118 , 2001 . P. Kerntopf. New Generalizations of Shannon Decomposition. In Int. Workshop on Applications of Reed-Muller Expansion in Circuit Design, pages 109--118, 2001."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217538"},{"key":"e_1_3_2_1_8_1","volume-title":"IEEE Computer Society Annual Symposium on, 0: 0047","author":"Thornton M. A.","year":"2002","unstructured":"M. A. Thornton , R. Drechsler , and D. M. Miller . Multi-Output Timed Shannon Circuits. VLSI , IEEE Computer Society Annual Symposium on, 0: 0047 , 2002 . M. A. Thornton, R. Drechsler, and D. M. Miller. Multi-Output Timed Shannon Circuits. VLSI, IEEE Computer Society Annual Symposium on, 0:0047, 2002."},{"key":"e_1_3_2_1_9_1","volume-title":"User Guide Version 3.0","author":"Yang S.","year":"1991","unstructured":"S. Yang . Logic Synthesis and Optimization Benchmarks . User Guide Version 3.0 , Microelectronic Center , 1991 . S. Yang. Logic Synthesis and Optimization Benchmarks. User Guide Version 3.0, Microelectronic Center, 1991."}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973048","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:23Z","timestamp":1750243943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973048"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":9,"alternative-id":["10.1145\/1973009.1973048","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973048","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}