{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:35Z","timestamp":1750307255343,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973057","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"241-246","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Low jitter audio range PLL with ultra low power dissipation"],"prefix":"10.1145","author":[{"given":"Fu","family":"Luo","sequence":"first","affiliation":[{"name":"University of Rhode Island, Kingston, RI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Godi","family":"Fischer","sequence":"additional","affiliation":[{"name":"University of Rhode Island, Kingston, RI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"2152","volume-title":"IEEE Int. Symp. Circuit Syst.","author":"De Vita G.","year":"2007"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.927213"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020247"},{"key":"e_1_3_2_1_4_1","first-page":"3059","volume-title":"IEEE International Symposium on Circuit and Systems","author":"Clock CMOS","year":"2007"},{"key":"e_1_3_2_1_5_1","unstructured":"Martin K. Johns D.A. \"Analog Integrated Circuit Design \" John Wiley and Sons Inc 1997.  Martin K. Johns D.A. \"Analog Integrated Circuit Design \" John Wiley and Sons Inc 1997."},{"key":"e_1_3_2_1_6_1","first-page":"1370","article-title":"Ultra low-power phase-locked loops","volume":"2","author":"G.","year":"2006","journal-title":"IEEE 48th Midwest Symposium on Circuits and Systems"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.165341"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.142592"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.991390"}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973057","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:23Z","timestamp":1750243943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973057"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":9,"alternative-id":["10.1145\/1973009.1973057","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973057","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}